

260-Ball BGA Commercial Temp Industrial Temp

72Mb SigmaQuad-IIIe™ Burst of 2 ECCRAM™

675 MHz–500 MHz 1.35V V_{DD} 1.2V to 1.5V V_{DDO}

Features

- On-Chip ECC with virtually zero SER
- Configurable Read Latency (3.0 or 2.0 cycles)
- Simultaneous Read and Write SigmaQuad-IIIe™ Interface
- Separate I/O Bus
- Double Data Rate interface
- Burst of 2 Read and Write
- Pipelined read operation
- Fully coherent Read and Write pipelines
- \cdot 1.35V nominal V_{DD}
- 1.2V JESD8-16A BIC-3 Compliant Interface
- 1.5V HSTL Interface
- ZQ pin for programmable output drive impedance
- ZT pin for programmable input termination impedance
- Configurable Input Termination
- IEEE 1149.1 JTAG-compliant Boundary Scan
- 260-ball, 14 mm x 22 mm, 1 mm ball pitch BGA package –K: 5/6 RoHS-compliant package
	- –GK: 6/6 RoHS-compliant package

SigmaQuad-IIIe™ **Family Overview**

SigmaQuad-IIIe ECCRAMs are the Separate I/O half of the SigmaQuad-IIIe/SigmaDDR-IIIe family of high performance ECCRAMs. Although very similar to GSI's second generation of networking SRAMs (the SigmaQuad-II/SigmaDDR-II family), these third generation devices offer several new features that help enable significantly higher performance.

Clocking and Addressing Schemes

The GS8673EQ18/36BK SigmaQuad-IIIe ECCRAMs are synchronous devices. They employ dual, single-ended master clocks, CK and \overline{CK} . These clocks are single-ended clock inputs, not differential inputs to a single differential clock input buffer. CK and $\overline{\text{CK}}$ are used to control the address and control input registers, as well as all output timing.

The KD and $\overline{\text{KD}}$ clocks are dual mesochronous (with respect to CK and \overline{CK}) input clocks that are used to control the data input registers. Consequently, data input setup and hold windows can be optimized independently of address and control input setup and hold windows.

Each internal read and write operation in a SigmaQuad-IIIe B2 ECCRAM is two times wider than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed. Therefore, the address field of a SigmaQuad-IIIe B2 ECCRAM is always one address pin less than the advertised index depth (e.g. the 4M x 18 has 2M addressable index).

On-Chip Error Correction Code

GSI's ECCRAMs implement an ECC algorithm that detects and corrects all single-bit memory errors, including those induced by Soft Error Rate (SER) events such as cosmic rays, alpha particles, etc. The resulting SER of these devices is anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude improvement over comparable SRAMs with no On-Chip ECC, which typically have an SER of 200 FITs/Mb or more. SER quoted above is based on reading taken at sea level.

Parameter Synopsis

Note: Please contact GSI for availability of 714 MHz devices.

CHNOLOGY

GS8673EQ18/36BK-675/625/550/500

Notes:

1. Pins 5A and 7A are reserved for future use. They must be tied Low in this device.

- 2. Pins 5R and 9N are reserved for future use. They must be tied High in this device.
- 3. Pin 6A is defined as mode pin CFG in the pinout standard. It must be tied High in this device to select x18 configuration.
- 4. Pin 8B is defined as mode pin SIOM in the pinout standard. It must be tied High in this device to select Separate I/O configuration.
- 5. Pin 6B is defined as mode pin B4M in the pinout standard. It must be tied Low in this device to select Burst-of-2 configuration.
- 6. Pin 6V is defined as address pin SA for x18 devices. It is used in this device.
- 7. Pin 8V is defined as address pin SA for B2 devices. It is used in this device.
- 8. Pin 9D is reserved as address pin SA for 144 Mb devices. It is a true no connect in this device.
- 9. Pin 7D is reserved as address pin SA for 288 Mb devices. It is a true no connect in this device.
- 10. Pins 5U and 9U are unused in this device. They must be left unconnected or driven Low.
- 11. Pins 8W and 8Y are reserved for internal use only. They must be tied Low.
- 12. Pins 7B and 7W are reserved for future use. They are true no connects in this device.

GS8673EQ18/36BK-675/625/550/500

Notes:

1. Pins 5A and 7A are reserved for future use. They must be tied Low in this device.

- 2. Pins 5R and 9N are reserved for future use. They must be tied High in this device.
- 3. Pin 6A is defined as mode pin CFG in the pinout standard. It must be tied Low in this device to select x36 configuration.
- 4. Pin 8B is defined as mode pin SIOM in the pinout standard. It must be tied High in this device to select Separate I/O configuration.
- 5. Pin 6B is defined as mode pin B4M in the pinout standard. It must be tied Low in this device to select Burst-of-2 configuration.
- 6. Pin 6V is defined as address pin SA for x18 devices. It is unused in this device, and must be left unconnected or driven Low.
- 7. Pin 8V is defined as address pin SA for B2 devices. It is used in this device.
- 8. Pin 9D is reserved as address pin SA for 144 Mb devices. It is a true no connect in this device.
- 9. Pin 7D is reserved as address pin SA for 288 Mb devices. It is a true no connect in this device.
- 10. Pins 5U and 9U are unused in this device. They must be left unconnected or driven Low.
- 11. Pins 8W and 8Y are reserved for internal use only. They must be tied Low.
- 12. Pins 7B and 7W are reserved for future use. They are true no connects in this device.

Pin Description

Pin Description (Continued)

Power Up Requirements

For reliability purposes, power supplies must power up simultaneously, or in the following sequence:

 V_{SS} , V_{DD} , V_{DDQ} , V_{REF} and inputs.

Power supplies must power down simultaneously, or in the reverse sequence.

After power supplies power up, the following start-up sequence must be followed.

Step 1 (Recommended, but not required): Assert RST High for at least 1ms.

While RST is asserted high:

- The DLL is disabled, regardless of the state of the DLL pin.
- Read and Write operations are ignored.

Note: If possible, RST should be asserted High before input clocks (CK, \overline{CK} , KD, \overline{KD}) begin toggling, and remain asserted High until input clocks are stable and toggling within specification, in order to prevent unstable, out-of-spec input clocks from causing trouble in the SRAM.

Step 2: Begin toggling input clocks.

After input clocks begin toggling, but not necessarily within specification:

- Q are placed in the non-Read state, and remain so until the first Read operation.
- QVLD are driven Low, and remain so until the first Read operation.
- \cdot CO, \overline{CO} begin toggling, but not necessarily within specification.

Step 3: Wait until input clocks are stable and toggling within specification.

Step 4: De-assert RST Low (if asserted High).

Step 5: Wait at least 160K (163,840) cycles. During this time:

• Output driver and input termination impedances are calibrated (i.e. set to the programmed values).

Note: The DLL pin may be asserted High or de-asserted Low during this time. If asserted High, DLL synchronization begins immediately after output driver and input termination impedance calibration has completed. If de-asserted Low, DLL synchronization begins after the DLL pin is asserted High (see Step 6). In either case, Step 7 must follow thereafter.

Step 6: Assert DLL pin High (if de-asserted Low).

Step 7: Wait at least 64K (65,536) cycles. During this time:

• The DLL is enabled and synchronized properly.

After DLL synchronization has completed:

• CQ, \overline{CQ} begin toggling within specification.

Step 8: Begin initiating Read and Write operations.

Reset (RST) Requirements

Although not generally recommended, RST may be asserted High at any time after completion of the initial power-up sequence described previously, to reset the SRAM control logic to its initial power-on state. However, whenever RST is subsequently de-asserted Low (as in Step 4 in the power up sequence), Steps $5~\gamma$ in the power-up sequence must be followed before Read and Write operations are initiated.

Note: Memory array content may be perturbed/corrupted when RST is asserted High.

DLL Operation

An on-chip DLL is used to align output timing with input clocks. The DLL uses the CK input clock as a source, and is enabled when all of the following conditions are met:

- 1. The DLL pin is asserted High, and
- 2. The RST pin is de-asserted Low, and
- 3. The input clock $t_{KHKH} \leq 6.0$ ns.

Once enabled, the DLL requires 64K (65,536) stable clock cycles in order to synchronize properly.

The DLL can tolerate changes in input clock frequency due to clock jitter (i.e. such jitter will not cause the DLL to lose lock/ synchronization), provided the cycle-to-cycle jitter does not exceed 200ps (see the t_{KJITcc} specification in the AC Electrical Characteristics section for more information). However, the DLL must be resynchronized (i.e. disabled and then re-enabled) whenever the nominal input clock frequency is changed.

When the DLL is enabled, read latency is determined by the RLM mode pins, as defined in the Read Latency section. Output timing is aligned with the input clocks.

The DLL is disabled when any of the following conditions are met:

- 1. The DLL pin is de-asserted Low, or
- 2. The RST pin is asserted High, or
- 3. The input clock is stopped for at least 30ns, or $t_{KHKH} \ge 30$ ns.

On-Chip Error Correction

SigmaQuad-IIIe ECCRAMs implement a single-bit error detection and correction algorithm (specifically, a Hamming Code) on each DDR data word (comprising two 9-bit data bytes) transmitted on each 9-bit data bus (i.e., transmitted on D/Q[8:0], D/Q[17:9], D/Q[26:18], or D/Q[35:27]). To accomplish this, 5 ECC parity bits (invisible to the user) are utilized per every 18 data bits (visible to the user).

The ECC algorithm neither corrects nor detects multi-bit errors. However, GSI ECCRAMs are architected in such a way that a single SER event very rarely causes a multi-bit error across any given "transmitted data unit", where a "transmitted data unit" represents the data transmitted as the result of a single read or write operation to a particular address. The extreme rarity of multi-bit errors results in the SER mentioned previously (i.e., <0.002 FITs/Mb (measured at sea level)).

Not only does the on-chip ECC significantly improve SER performance, but it also frees up the entire memory array for data storage. Very often SRAM applications allocate 1/9th of the memory array (i.e., one "error bit" per eight "data bits", in any 9-bit "data byte") for error detection (either simple parity error detection, or system-level ECC error detection and correction). Such error-bit allocation is unnecessary with ECCRAMs the entire memory array can be utilized for data storage, effectively providing 12.5% greater storage capacity compared to SRAMs of the same density not equipped with on-chip ECC.

Read Latency (RL)

Read Latency is the Read pipeline length, and directly impacts the maximum operating frequency of the device. It is userprogrammable through mode pins RLM [1:0].

GS8673EQ18/36BK-675 Read Latency

GS8673EQ18/36BK-625 Read Latency

GS8673EQ18/36BK-550 Read Latency

GS8673EQ18/36BK-500 Read Latency

Functional Description

Separate I/O ECCRAMs, from a system architecture point of view, are attractive in applications that execute continuous back-to-back alternating Reads and Writes. Therefore, the SigmaQuad-IIIe ECCRAM interface and truth table are optimized for continuously alternating Reads and Writes. Separate I/O ECCRAMs are unpopular in applications where block transfers of Reads or Writes are needed because half of the data pins will go unused during the block transfer, potentially cutting Separate I/O ECCRAM data bandwidth in half. Applications of this sort are better served by Common I/O ECCRAMs such as the SigmaDDR-IIIe series.

Truth Table

Notes:

- 1. $1 =$ input High; $0 =$ input Low; V equals input valid; $X =$ input don't care.
- 2. $t_m = t_n + R L$, where $R L =$ Read Latency of the device.
- 3. D1 and D2 indicate the first and second pieces of Write Data transferred during Write operations.
- 4. Q1 and Q2 indicate the first and second pieces of Read Data transferred during Read operations.
- 5. When D input termination is disabled (MZT[1:0] = 00), Q drivers are disabled (i.e. Q pins are tri-stated) for one cycle in response to NOP and Write commands, RL cycles after the command is sampled.
- 6. When D input termination is enabled (MZT[1:0] = 01 or 10), Q drivers are enabled Low (i.e. Q pins are driven Low) for one cycle in response to NOP and Write Only commands, RL cycles after the command is sampled. This is done so the Memory Controller can enable On-Die Termination on its data inputs without having to cope with the termination pulling tri-stated data inputs to $V_{DDO}/2$ (i.e. to the switch point of the data input receivers).

Low Power NOP Mode

When input termination is enabled on the Address (SA) and Write Data (D) inputs, those inputs can be placed in Low Power NOP (LP NOP) mode via the synchronous ADZT1 input. When NOP operations are initiated with ADZT1 High, the termination pull-ups on the SA and D inputs are disabled, thereby reducing the DC power associated with those inputs.

LP NOP Truth Table

Notes:

1. $1 = input High$; $0 = input Low$; $X = input don't care$.

2. ADZT1 should only be driven High during NOP operations; SA, D input timing is not guaranteed in LP NOP Mode.

3. SA, D should be driven Low (or tri-stated) during LP NOP Mode, to take advantage of the power-saving feature.

LP NOP Timing Specifications

GS8673EQ18/36BK-675/625/550/500

LP NOP Timing Diagram

Notes:

- 1. The Controller initiates Write1. The ECCRAM is enabling SA and D termination.
- 2. The Controller initiates two NOPs (NOP1 ~ NOP2) with ADZT1 High, to cause the ECCRAM to enter LP NOP Mode for two cycles. The ECCRAM disables SA and D termination pull ups at \hat{C} CK in NOP3, 2 cycles after sampling \overline{ADZTT} = 1 at \hat{C} CK in NOP1. The Controller drives SA, D Low during NOP1 ~ NOP6.
- 3. The Controller initiates four more NOPs (NOP3 ~ NOP6) with ADZT1 Low, to allow time for the ECCRAM to exit LP NOP Mode. The ECCRAM enables SA and D termination pull ups at TCK in NOP5, 2 cycles after sampling \overline{ADZTT} = 0 at TCK in NOP3.
- 4. The Controller initiates Write2. The ECCRAM is enabling SA and D termination.

Input Timing

Address (SA) inputs are latched with CK & \overline{CK} .

Address input timing is clock-centered; that is, CK $\& \overline{CK}$ edges must be driven such that adequate setup and hold time is provided to the address input registers, as specified by the ECCRAM.

Control $(\overline{R}, \overline{W}, \overline{ADZT1})$ inputs are latched with CK.

Control input timing is clock-centered; that is, CK edges must be driven such that adequate setup and hold time is provided to the control input registers, as specified by the ECCRAM.

Write Data (D) inputs are latched with $KD[1:0]$ and $\overline{KD}[1:0]$.

- 1. KD0 and $\overline{\text{KD}}$ are used to latch D[17:0] in x36, and D[8:0] in x18.
- 2. KD1 and $\overline{\text{KD}}$ 1 are used to latch D[35:18] in x36, and D[17:9] in x18.

Write Data input timing is clock-centered; that is, KD and \overline{KD} edges must be driven such that adequate setup and hold time is provided to the data input registers, as specified by the ECCRAM.

Output Timing

The SigmaQuad-IIIe ECCRAMs feature source-synchronous output clocks, also known as echo clocks. These outputs, CQ0, CQ0, $CQ1$, and $\overline{CQ1}$ are designed to be electrically identical to data output pins. They are designed to behave just like data output pins. They are designed to track variances demonstrated by the data outputs due to influences of temperature, voltage, process, or other factors. As a result, the specifications that describe the relationship between the CQ clock edges and the data output edges are much tighter than those that describe the relationship between the data outputs and the incoming CK clock.

Note that the CQ clock-to-data output specifications apply to specific combinations of clocks and data, as follows:

- 1. CQ0 and CQ0 are associated with Q[17:0] in x36, and with Q[8:0] in x18. They are also associated with QVLD0.
- 2. CQ1 and CQ1 are associated with Q[35:18] in x36, and with Q[17:9] in x18. They are also associated with QVLD1.

As can be seen, the echo clock pairs are, in each case, associated with data output pins on the nearest side of the chip. The left vs. right side groupings prevent skew across the device and pinout from degrading the data output valid window.

Output Alignment

Notes:

1. Q1 and Q2 indicate the first and second pieces of read data transferred in any given cycle.

- 2. Output timing is aligned with input clocks.
- 3. Output timing is clock-aligned. That is, CO , \overline{CO} edges are aligned with Q edges.

Output Driver Impedance Control

Programmable output drivers have been implemented on Read Data (Q), Read Data Valid (QVLD), and Echo Clocks (CQ, CQ). The output driver impedance can be programmed via the ZQ pin. When an external impedance-matching resistor (RQ) is connected between ZQ and V_{SS} , output driver impedance is set to RQ/5 nominally.

Output driver impedance is set to the programmed value within 160K cycles after input clocks are operating within specification, and RST is de-asserted Low. It is updated periodically thereafter, to compensate for temperature and voltage fluctuations in the system.

Input Termination Impedance Control

On-die input termination can be enabled on Write Data (D), Address (SA), Control $(\overline{R}, \overline{W}, \overline{ADZT1})$, and Input Clocks (CK, $\overline{CK}, \overline{CK}$ KD, KD) via the MZT[1:0] and PZT[1:0] pins. The termination impedance can be programmed via the ZT pin. When an external impedance-matching resistor (RT) is connected between ZT and V_{SS} , termination impedance is set according to the table below.

Termination impedance is set to the programmed value within 160K cycles after input clocks are operating within specification, and RST is de-asserted Low. It is updated periodically thereafter, to compensate for temperature and voltage fluctuations in the system.

Note: When termination impedance is enabled on a particular input, that input should always be driven High or Low; it should never be tri-stated (i.e., in a High-Z state). If the input is tri-stated, the termination will pull the signal to V_{DDO} / 2 (i.e., to the switch point of the diff-amp receiver), which could cause the receiver to enter a meta-stable state and consume more power than it normally would. This could result in the device's operating currents being higher.

The following table specifies the pull-up and pull-down termination impedances for each terminated input:

Pull-up and Pull-Down Termination Impedance

Notes:

1. When $MZT[1:0] = 00$, input termination is disabled on all inputs.

2. When MZT[1:0] = 11, input termination state is not specified; it is reserved for future use.

3. During JTAG EXTEST and SAMPLE-Z instructions, input termination is disabled on all inputs.

Electrical Specifications

Absolute Maximum Ratings

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions for an extended period of time may affect reliability of this component.

Recommended Operating Conditions

Note:

For reliability purposes, power supplies must power up simultaneously, or in the following sequence:

V_{SS}, V_{DD}, V_{DDQ}, V_{REF}, and Inputs.

Power supplies must power down simultaneously, or in the reverse sequence.

Thermal Impedance

I/O Capacitance

Notes:

1. $V_{IN} = V_{DDQ}/2$.

2. $V_{OUT} = V_{DDQ}/2$.

3. $T_A = 25^{\circ}C$, $f = 1$ MHz.

Input Electrical Characteristics when MVQ = 0

Notes:

1. V_{REFac} is equal to V_{REFdc} plus noise.

2. V_{IH} max and V_{IL} min apply for pulse widths less than one-quarter of the cycle time.

3. Input rise and fall times must be a minimum of 1 V/ns, and within 10% of each other.

4. Applies to: CK, CK, KD[1.0], KD[1.0], SA, D[35:0], R, W, ADZT1.

5. Applies to: DLL, RST, RLM[1:0], MZT[1:0], PZT[1:0].

Input Electrical Characteristics when MVQ = 1

Notes:

1. V_{REFac} is equal to V_{REFdc} plus noise.

2. V_{IH} max and V_{IL} min apply for pulse widths less than one-quarter of the cycle time.

3. Input rise and fall times must be a minimum of 1V/ns, and within 10% of each other.

4. Applies to: CK, CK, KD[1.0], KD[1.0], SA, D[35:0], R, W, ADZT1.

5. Applies to: DLL, RST, RLM[1:0], MZT[1:0], PZT[1:0].

Input Termination Impedance

Notes:

1. Applies to pull-up and pull-down individually.

2. Parameter applies when $105 \le RT \le 135$.

3. Tested at $V_{IN} = V_{DDQ} * 0.2$ and $V_{DDQ} * 0.8$.

Output Electrical Characteristics

Notes:

1. Parameters apply to: CQ, CQ, Q, QVLD.

Output Driver Impedance

Notes:

1. Parameter applies when $175\Omega \leq RQ \leq 225\Omega$

2. Tested at $V_{\text{OUT}} = V_{\text{DDQ}} * 0.2$ and $V_{\text{DDQ}} * 0.8$.

Leakage Currents

Notes:

1. $V_{IN} = V_{SS}$ to V_{DDQ} .

- 2. Parameters apply to CK, \overline{CK} , KD, \overline{KD} , SA, D, \overline{R} , \overline{W} , ADZT1 when input termination is disabled. Parameters apply to RLM, MZT, PZT, MVQ, TCK.
- 3. Parameters apply to DLL, TMS, TDI (weakly pulled up).
- 4. Parameters apply to RST (weakly pulled down).
- 5. $V_{OUT} = V_{SS}$ to V_{DDQ} .
- 6. Parameters apply to Q, CQ, CQ, QVLD, TDO.

Operating Currents

Notes:

1. $I_{OUT} = 0$ mA; $V_{IN} = V_{IH}$ or V_{IL} .

2. Applies at 100% Reads + Writes.

AC Test Conditions for 1.2V nominal V_{DDQ} (MVQ = 0)

Note:

Output Load Conditions $RQ = 200\Omega$. Refer to figure below.

AC Test Conditions for 1.5V nominal V_{DDQ} (MVQ = 1)

Note:

Output Load Conditions $RQ = 200\Omega$. Refer to figure below.

AC Test Output Load

Notes:

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal unless otherwise noted.

- 1. Parameters apply to CK, \overline{CK} , KD, \overline{KD} .
- 2. Parameter specifies $\hat{T}CK \rightarrow \hat{T}CK$ and $\hat{T}KD \rightarrow \hat{T}KD$ requirements.
- 3. Parameter specifies $\hat{T}CK \rightarrow \hat{T}KD$ and $\hat{T}CK \rightarrow \hat{T}KD$ requirements.
- 4. V_{DD} slew rate must be < 0.1V DC per 50ns for DLL lock retention. DLL lock time begins once V_{DD} and input clock are stable.
- 5. Parameter applies to CK.
- 6. Parameters apply to Q , and are referenced to \uparrow CK.
- 7. Parameters apply to Q when MZT[1:0] = 00, and are referenced to \uparrow CK. They are measured at \pm 50 mV from steady state voltage.
- 8. Parameter specifies $\hat{T}CK \rightarrow \hat{T}CO$ timing.
- 9. Parameter specifies \uparrow CQ $\rightarrow \uparrow$ CQ timing. t_{KHKH} (min) and t_{KHKH} (max) are the minimum and maximum input delays from \uparrow CK to \uparrow CK applied to the device, as determined by the Absolute Jitter associated with those clock edges.
- 10. Parameter specifies \uparrow CQ $\to \uparrow$ CQ timing. t_{KHKH} (min) and t_{KHKH} (max) are the minimum and maximum input delays from \uparrow CK to \uparrow CK applied to the device, as determined by the Absolute Jitter associated with those clock edges.
- 11. Parameters are not tested. They are guaranteed by design, and verified through extensive corner-lot characterization.

AC Electrical Characteristics (variable with device speed grade)

Notes:

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal.

- 1. Parameters apply to CK, \overline{CK} , KD, \overline{KD} .
- 2. Parameter applies when RL=3.
- 3. Parameter applies when RL=2.
- 4. Parameter specifies *Cycle-to-Cycle (C2C) Jitter* (i.e. the maximum variation from clock rising edge to the next clock rising edge). As such, it limits *Period Jitter* (i.e. the maximum variation in clock cycle time from nominal) to \pm 30ps.
	- And as such, it limits *Absolute Jitter* (i.e. the maximum variation in clock rising edge from its nominal position) to \pm 15ps.
- 5. The device can tolerated C2C Jitter greater than 60ps, up to a maximum of 200ps. However, when using a device from a particular speed bin, t_{KHKH} (min) of that speed bin must be derated (increased) by half the difference between the actual C2C Jitter and 60ps. For example, if the actual C2C Jitter is 100ps, then t_{KHKH} (min) for the -675 speed bin (RL=3) is derated to 1.5ns (1.48ns + 0.5^{*}(100ps - 60ps)).
- 6. Parameters apply to SA, and are referenced to \uparrow CK & \uparrow CK.
- 7. Parameters apply to \overline{R} , \overline{W} , $\overline{ADZT1}$, and are referenced to \uparrow CK.
- 8. Parameters apply to D, and are referenced to \uparrow KD & \uparrow KD.
- 9. Parameters apply to Q, QVLD and are referenced to \uparrow CQ & \uparrow CQ.
- 10. Parameters are not tested. They are guaranteed by design, and verified through extensive corner-lot characterization.

SigmaQuad-IIIe Burst of 2, RL = 3

Note: The Q state during non-Reads depicted in this diagram (Q=Low) applies when D input termination is enabled (MZT=01 or 10). When D input termination is disabled (MZT=00), the Q state during non-Reads is High-Z.

JTAG Test Mode Description

These devices provide a JTAG Test Access Port (TAP) and Boundary Scan interface using a limited set of IEEE std. 1149.1 functions. This test mode is intended to provide a mechanism for testing the interconnect between master (processor, controller, etc.), ECCRAM, other components, and the printed circuit board. In conformance with a subset of IEEE std. 1149.1, these devices contain a TAP Controller and multiple TAP Registers. The TAP Registers consist of one Instruction Register and multiple Data Registers.

The TAP consists of the following four signals:

Concurrent TAP and Normal ECCRAM Operation

According to IEEE std. 1149.1, most public TAP Instructions do not disrupt normal device operation. In these devices, the only exceptions are EXTEST and SAMPLE-Z. See the Tap Registers section for more information.

Disabling the TAP

When JTAG is not used, TCK should be tied Low to prevent clocking the ECCRAM. TMS and TDI should either be tied High through a pull-up resistor or left unconnected. TDO should be left unconnected.

JTAG DC Operating Conditions

Notes:

2. Parameters apply to TDO during JTAG testing.

3. $I_{TOH} = -2.0$ mA.

4. $I_{TOI} = 2.0$ mA.

^{1.} Parameters apply to TCK, TMS, and TDI during JTAG Testing.

JTAG AC Timing Specifications

JTAG Timing Diagram

TAP Controller

The TAP Controller is a 16-state state machine that controls access to the various TAP Registers and executes the operations associated with each TAP Instruction. State transitions are controlled by TMS and occur on the rising edge of TCK. The TAP Controller enters the Test-Logic Reset state in one of two ways:

- 1. At power up.
- 2. When a logic 1 is applied to TMS for at least 5 consecutive rising edges of TCK.

The TDI input receiver is sampled only when the TAP Controller is in either the Shift-IR state or the Shift-DR state. The TDO output driver is enabled only when the TAP Controller is in either the Shift-IR state or the Shift-DR state.

TAP Controller State Diagram

TAP Registers

TAP Registers are serial shift registers that capture serial input data (from TDI) on the rising edge of TCK, and drive serial output data (to TDO) on the subsequent falling edge of TCK. They are divided into two groups: Instruction Registers (IR), which are manipulated via the IR states in the TAP Controller, and Data Registers (DR), which are manipulated via the DR states in the TAP Controller.

Instruction Register (IR—3 bits)

The Instruction Register stores the various TAP Instructions supported by ECCRAM. It is loaded with the IDCODE instruction (logic 001) at power-up, and when the TAP Controller is in the Test-Logic Reset and Capture-IR states. It is inserted between TDI and TDO when the TAP Controller is in the Shift-IR state, at which time it can be loaded with a new instruction. However, newly loaded instructions are not executed until the TAP Controller has reached the Update-IR state.

The Instruction Register is 3 bits wide, and is encoded as follows:

Bypass Register (DR—1 bit)

The Bypass Register is one bit wide, and provides the minimum length serial path between TDI and TDO. It is loaded with a logic 0 when the BYPASS instruction has been loaded in the Instruction Register and the TAP Controller is in the Capture-DR state. It is inserted between TDI and TDO when the BYPASS instruction has been loaded into the Instruction Register and the TAP Controller is in the Shift-DR state.

ID Register (DR—32 bits)

The ID Register is loaded with a predetermined device- and manufacturer-specific identification code when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the Capture-DR state. It is inserted between TDI and TDO when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the Shift-DR state.

The ID Register is 32 bits wide, and is encoded as follows:

Bit 0 is the LSB of the ID Register, and Bit 31 is the MSB. When the ID Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Boundary Scan Register (DR—127 bits)

The Boundary Scan Register is equal in length to the number of active signal connections to the ECCRAM (excluding the TAP pins) plus a number of place holder locations reserved for functional and/or density upgrades. It is loaded with the logic states of all signals composing the ECCRAM's I/O ring when the EXTEST, SAMPLE, or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the Capture-DR state. It is inserted between TDI and TDO when the EXTEST, SAMPLE, or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the Shift-DR state.

Additionally, the contents of the Boundary Scan Register associated with the ECCRAM outputs $(Q, QVLD, CQ, \overline{CQ})$ are driven directly to the corresponding ECCRAM output pins when the EXTEST instruction is selected. However, after the EXTEST instruction has been selected, any new data loaded into Boundary Scan Register when the TAP Controller is in the Shift-DR state does not appear at the output pins until the TAP Controller has reached the Update-DR state.

The value captured in the boundary scan register for NU pins is determined by the external pin state while the NC pins are 0 regardless of the external pin state. The value captured in the internal cells is 1.

Output Driver State During EXTEST

EXTEST allows the Internal Cell (Bit 127) in the Boundary Scan Register to control the state of Q drivers. That is, when Bit $127 =$ 1, Q drivers are enabled (i.e., driving High or Low), and when Bit 127 = 0, Q drivers are disabled (i.e., forced to High-Z state). See the Boundary Scan Register section for more information.

Input Termination State During EXTEST and SAMPLE-Z Input termination on all inputs is disabled during EXTEST and SAMPLE-Z.

Boundary Scan Register Bit Order Assignment

The table below depicts the order in which the bits are arranged in the Boundary Scan Register. Bit 1 is the LSB and Bit 127 is the MSB. When the Boundary Scan Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

260-Pin BGA Package Drawing (Package K)

Ordering Information—GSI SigmaQuad-IIIe ECCRAM

Notes: C = Commercial Temperature Range. I = Industrial Temperature Range.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Ordering Information—GSI SigmaQuad-IIIe ECCRAM

Notes: C = Commercial Temperature Range. I = Industrial Temperature Range.

Revision History

Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.

Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** org@eplast1.ru **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.