

SNLS055H-MAY 2004-REVISED APRIL 2011

DS90CF386/DS90CF366 +3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link - 85 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link - 85 MHz

Check for Samples: DS90CF366, DS90CF386

FEATURES

- 20 to 85 MHz Shift Clock Support
- Rx Power Consumption <142 mW (typ) @85MHz Grayscale
- Rx Power-Down Mode <1.44 mW (max)
- ESD Rating >7 kV (HBM), >700V (EIAJ)
- Supports VGA, SVGA, XGA and Single Pixel SXGA.
- PLL Requires No External Components
- Compatible with TIA/EIA-644 LVDS Standard
- Low Profile 56-Lead or 48-lead TSSOP
 Package
- DS90CF386 Also Available in a 64 Ball, 0.8mm Fine Pitch Ball Grid Array (NFBGA) Package

DESCRIPTION

BLOCK DIAGRAM


The DS90CF386 receiver converts the four LVDS data streams (Up to 2.38 Gbps throughput or 297.5 Megabytes/sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL). Also available is the DS90CF366 that converts the three LVDS data streams (Up to 1.78 Gbps throughput or 223 Megabytes/sec bandwidth) back into parallel 21 bits of CMOS/TTL data (18 bits of RGB and 3 bits of Hsync, Vsync and DE). Both Receivers' outputs are Falling edge strobe. A Rising edge or Falling edge strobe transmitter (DS90C385/DS90C365) will interoperate with a Falling edge strobe Receiver without any translation logic.

The DS90CF386 is also offered in a 64 ball, 0.8mm fine pitch ball grid array (NFBGA) package which provides a 44 % reduction in PCB footprint compared to the 56L TSSOP package.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

CMOS/TTL OUTPUTS DATA (LVDS) RED PARALLEL 8 GRN 8 LVDS-T0-TTL BLU - FPLINE (HSYNC) FPFRAME (VSYNC) DRDY (DATA ENABLE) - CNTL CLOCK (LVDS) RECEIVER CLOCK OUT POWER DOWN Figure 1. DS90CF386 See Package Number DGG-56 (TSSOP) or

NZC0064A-64 (NFBGÀ)



See Package Number DGG-48 (TSSOP)

44

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage (V _{CC})			-0.3V to +4V	
CMOS/TTL Output Voltage			-0.3V to (V _{CC} + 0.3V)	
LVDS Receiver Input Voltage			-0.3V to (V _{CC} + 0.3V)	
Junction Temperature		+150°C		
Storage Temperature		−65°C to +150°C		
Lead Temperature (Soldering, 4 sec for TSSOP)		+260°C		
Solder Reflow Temperature (Soldering, 20 sec for NFBC	+220°C			
Maximum Package Power Dissipation Capacity @ 25°C	DGG0056A (TSSOP) Package:	DS90CF386MTD	1.61 W	
	DGG0048A (TSSOP) Package:	DS90CF366MTD	1.89 W	
Package Derating		DS90CF386MTD	12.4 mW/°C above +25°C	
		DS90CF366MTD	15 mW/°C above +25°C	
Maximum Package Power Dissipation Capacity @ 25°C	NZC0064A Package:	DS90CF386SLC	2.0 W	
Package Derating	DS90CF386SLC	10.2 mW/°C above +25°C		
ESD Rating		(HBM, 1.5 kΩ, 100 pF)	> 7 kV	
		(EIAJ, 0Ω, 200 pF)	> 700V	

(1) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(2) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Recommended OperatingConditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Operating Free Air Temperature (T _A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V _{CC})			100	mV _{PP}

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS/TT	L DC SPECIFICATIONS			1		
V _{IH}	High Level Input Voltage		2.0		VCC	V
V _{IL}	Low Level Input Voltage		GND		0.8	V
V _{OH}	High Level Output Voltage	I _{OH} = - 0.4 mA	2.7	3.3		V
V _{OL}	Low Level Output Voltage	I _{OL} = 2 mA		0.06	0.3	V
V _{CL}	Input Clamp Voltage	I _{CL} = −18 mA		-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = 0.4V$, 2.5V or V_{CC}		+1.8	+15	uA
		V _{IN} = GND	-10	0		uA
l _{os}	Output Short Circuit Current	$V_{OUT} = 0V$		-60	-120	mA
LVDS RE	CEIVER DC SPECIFICATIONS					
V_{TH}	Differential Input High Threshold	V _{CM} = +1.2V			+100	mV
V _{TL}	Differential Input Low Threshold		-100			mV
I _{IN}	Input Current	V _{IN} = +2.4V, V _{CC} = 3.6V			±10	μA
		$V_{IN} = +2.4V, V_{CC} = 3.6V$ $V_{IN} = 0V, V_{CC} = 3.6V$			±10	μA

(1) Typical values are given for V_{CC} = 3.3V and T_A = +25C.



www.ti.com

Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified⁽¹⁾

Symbol	Parameter	Condition	Conditions					
RECEIVE	R SUPPLY CURRENT							
ICCRW	Receiver Supply Current	C _L = 8 pF,	f = 32.5 MHz		49	70	mA	
	Worst Case	Worst Case Pattern,	f = 37.5 MHz		53	75	mA	
		DS90CF386 Figure 3, Figure 6	f = 65 MHz		81	114	mA	
			f = 85 MHz		96	135	mA	
ICCRW	Receiver Supply Current	C _L = 8 pF,	f = 32.5 MHz		49	60	mA	
	Worst Case	Worst Case Pattern,	f = 37.5 MHz		53	65	mA	
		DS90CF366 Figure 3, Figure 6	f = 65 MHz		78	100	mA	
			f = 85 MHz		90	115	mA	
ICCRG	Receiver Supply Current,	C _L = 8 pF,	f = 32.5 MHz		28	45	mA	
	16 Grayscale	16 Grayscale Pattern,	f = 37.5 MHz		30	47	mA	
		Figure 4, Figure 5, Figure 6	f = 65 MHz		43	60	mA	
			f = 85 MHz		43	70	mA	
ICCRZ	Receiver Supply Current ⁽²⁾	t ⁽²⁾ Power Down = Low			140	400	μA	
	Power Down	Receiver Outputs Stay Low of	Receiver Outputs Stay Low during					
		Power Down Mode						

Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground (2) unless otherwise specified (except V_{OD} and ΔV $_{OD}).$

Receiver Switching Characteristics


Over recommended operating supply and temperature ranges unless otherwise specified⁽¹⁾

Symbol	Parameter		Min	Typ ⁽¹⁾	Max	Units
CLHT	CMOS/TTL Low-to-High Transition Time Figure 6			2.0	3.5	ns
CHLT	CMOS/TTL High-to-Low Transition Time Figure 6			1.8	3.5	ns
RSPos0	Receiver Input Strobe Position for Bit 0 Figure 13, Figure 14	f = 85 MHz	0.49	0.84	1.19	ns
RSPos1	Receiver Input Strobe Position for Bit 1		2.17	2.52	2.87	ns
RSPos2	Receiver Input Strobe Position for Bit 2		3.85	4.20	4.55	ns
RSPos3	Receiver Input Strobe Position for Bit 3		5.53	5.88	6.23	ns
RSPos4	Receiver Input Strobe Position for Bit 4		7.21	7.56	7.91	ns
RSPos5	Receiver Input Strobe Position for Bit 5		8.89	9.24	9.59	ns
RSPos6	Receiver Input Strobe Position for Bit 6		10.57	10.92	11.27	ns
RSKM	RxIN Skew Margin ⁽²⁾ Figure 15	f = 85 MHz	290			ps
RCOP	RxCLK OUT Period Figure 7		11.76	Т	50	ns
RCOH	RxCLK OUT High Time Figure 7	f = 85 MHz	4.5	5	7	ns
RCOL	RxCLK OUT Low Time Figure 7		4.0	5	6.5	ns
RSRC	RxOUT Setup to RxCLK OUT Figure 7		2.0			ns
RHRC	RxOUT Hold to RxCLK OUT Figure 7		3.5			ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V _{CC} = 3.3V F	Figure 8	5.5	7.0	9.5	ns
RPLLS	Receiver Phase Lock Loop Set Figure 9				10	ms
RPDD	Receiver Power Down Delay Figure 12				1	μs


(1)

Typical values are given for V_{CC} = 3.3V and T_A = +25C. Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter (2) pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 150 ps).

AC Timing Diagrams







- (1) The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
- (2) The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.
- (3) Figure 3 and Figure 5 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
- (4) Recommended pin to signal mapping. Customer may choose to define differently.

Figure 4. "16 Grayscale" Test Pattern (DS90CF386)

4



www.ti.com

DS90CF366, DS90CF386

SNLS055H-MAY 2004-REVISED APRIL 2011

Signal Frequency

f

f/16

f/8

f/4

f / 2

f / 16

f/8

f / 4

f / 2

f / 16

f/8

f / 4

f / 2

Steady State, Low Steady State, Low

Steady State, Low

Steady State, Low


Steady State, Low

Steady State, Low

Steady State, High

Steady State, High

Steady State, High




(1) The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

(2) The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.


(3) Figure 3 and Figure 5 show a falling edge data strobe (TxCLK IN/RxCLK OUT).


(4) Recommended pin to signal mapping. Customer may choose to define differently.

Figure 5. "16 Grayscale" Test Pattern (DS90CF366)









XAS ISTRUMENTS

TxIN13 / RxOUT13

TxIN14 / RxOUT14

TxIN15 / RxOUT15

TxIN16 / RxOUT16

TxIN17 / RxOUT17

TxIN18 / RxOUT18

TxIN19 / RxOUT19

TxIN20 / RxOUT20

Β1

B2

B3

В4

B5

HSYNC

VSYNC

ENA

www.ti.com






Figure 8. DS90CF386/DS90CF366 (Receiver) Clock In to Clock Out Delay




Figure 9. DS90CF386/DS90CF366 (Receiver) Phase Lock Loop Set Time




Figure 10. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF386





Figure 11. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF366

6







Figure 12. DS90CF386/DS90CF366 (Receiver) Power Down Delay






XAS ISTRUMENTS


www.ti.com



www.ti.com







C—Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max

Tppos—Transmitter output pulse position (min and max)

RSKM = Cable Skew (type, length) + Source Clock Jitter (cycle to cycle)⁽¹⁾ + ISI (Inter-symbol interference)⁽²⁾ Cable Skew—typically 10 ps–40 ps per foot, media dependent

- (1) Cycle-to-cycle jitter is less than 250 ps at 85 MHz.
- (2) ISI is dependent on interconnect length; may be zero.

Figure 15. Receiver LVDS Input Skew Margin

8



www.ti.com

DS90CF386 DGG0056A Package PIN DESCRIPTIONS—24-Bit FPD Link Receiver

Pin Name	I/O	No.	Description
RxIN+	I	4	Positive LVDS differential data inputs.
RxIN-	I	4	Negative LVDS differential data inputs.
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	I	1	Positive LVDS differential clock input.
RxCLK IN-	I	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{cc}	I	4	Power supply pins for TTL outputs.
GND	I	5	Ground pins for TTL outputs.
PLL V _{CC}	I	1	Power supply for PLL.
PLL GND	I	2	Ground pin for PLL.
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs.
LVDS GND	Ι	3	Ground pins for LVDS inputs.

DS90CF366 DGG0048A Package PIN DESCRIPTIONS—18-Bit FPD Link Receiver

Pin Name	I/O	No.	Description
RxIN+	I	3	Positive LVDS differential data inputs.
RxIN-	I	3	Negative LVDS differential data inputs.
RxOUT	0	21	TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	Ι	1	Positive LVDS differential clock input.
RxCLK IN-	Ι	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{cc}	Ι	4	Power supply pins for TTL outputs.
GND	Ι	5	Ground pins for TTL outputs.
PLL V _{CC}	Ι	1	Power supply for PLL.
PLL GND	Ι	2	Ground pin for PLL.
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs.
LVDS GND	I	3	Ground pins for LVDS inputs.



SNLS055H-MAY 2004-REVISED APRIL 2011

DS90CF386 — 64 ball NFBGA package PIN DESCRIPTIONS — FPD Link Receiver

Pin Name	I/O	No.	Description
RxIN+	Ι	4	Positive LVDS differential data inputs.
RxIN-	Ι	4	Negative LVDS differential data inputs.
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 4 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	Ι	1	Positive LVDS differential clock input.
RxCLK IN-	Ι	1	Negative LVDS differential clock input.
FPSHIFT OUT	0	1	TTL level clock output. The falling edge acts as data strobe. Pin name RxCLK OUT.
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{CC}	I	4	Power supply pins for TTL outputs.
GND	Ι	5	Ground pins for TTL outputs.
PLL V _{CC}	Ι	1	Power supply for PLL.
PLL GND	I	2	Ground pin for PLL.
LVDS V _{CC}	Ι	1	Power supply pin for LVDS inputs.
LVDS GND	Ι	3	Ground pins for LVDS inputs.
NC		6	Pins not connected.

DS90CF386 Pin Descriptions — 64 ball NFBGA Package — FPD Link Receiver

	By Pin			By Pin Type	
Pin	Pin Name	Туре	Pin	Pin Name	Туре
A1	RxOUT17	0	A4	GND	G
A2	VCC	Р	B1	GND	G
A3	RxOUT15	0	B6	GND	G
A4	GND	G	D8	GND	G
A5	RxOUT12	0	E3	GND	G
A6	RxOUT8	0	E5	LVDS GND	G
A7	RxOUT7	0	G3	LVDS GND	G
A8	RxOUT6	0	G7	LVDS GND	G
B1	GND	G	H5	LVDS GND	G
B2	NC		F6	PLL GND	G
B3	RxOUT16	0	G8	PLL GND	G
B4	RxOUT11	0	E6	PWR DWN	I
B5	VCC	Р	H6	RxCLKIN-	I
B6	GND	G	H7	RxCLKIN+	I
B7	RxOUT5	0	H2	RxIN0-	I
B8	RxOUT3	0	H3	RxIN0+	I
C1	RxOUT21	0	F4	RxIN1-	I
C2	NC		G4	RxIN1+	I
C3	RxOUT18	0	G5	RxIN2-	I
C4	RxOUT14	0	F5	RxIN2+	I
C5	RxOUT9	0	G6	RxIN3-	I
C6	RxOUT4	0	H8	RxIN3+	I
C7	NC		E7	RxCLKOUT	0
C8	RxOUT1	0	E8	RxOUT0	0
D1	VCC	Р	C8	RxOUT1	0
D2	RxOUT20	0	D5	RxOUT10	0
D3	RxOUT19	0	B4	RxOUT11	0
D4	RxOUT13	0	A5	RxOUT12	0
D5	RxOUT10	0	D4	RxOUT13	0

Copyright © 2004–2011, Texas Instruments Incorporated




SNLS055H - MAY 2004 - REVISED APRIL 2011

DS90CF386 Pin Descriptions — 64 ball NFBGA Package — FPD Link Receiver (continued)

	By Pin			By Pin Type	
D6	VCC	Р	C4	RxOUT14	0
D7	RxOUT2	0	A3	RxOUT15	0
D8	GND	G	B3	RxOUT16	0
E1	RxOUT22	0	A1	RxOUT17	0
E2	RxOUT24	0	C3	RxOUT18	0
E3	GND	G	D3	RxOUT19	0
E4	LVDS VCC	Р	D7	RxOUT2	0
E5	LVDS GND	G	D2	RxOUT20	0
E6	PWR DWN	I	C1	RxOUT21	0
E7	RxCLKOUT	0	E1	RxOUT22	0
E8	RxOUT0	0	F1	RxOUT23	0
F1	RxOUT23	0	E2	RxOUT24	0
F2	RxOUT26	0	G1	RxOUT25	0
F3	NC		F2	RxOUT26	0
F4	RxIN1-	I	H1	RxOUT27	0
F5	RxIN2+	l	B8	RxOUT3	0
F6	PLL GND	G	C6	RxOUT4	0
F7	PLL VCC	Р	B7	RxOUT5	0
F8	NC		A8	RxOUT6	0
G1	RxOUT25	0	A7	RxOUT7	0
G2	NC		A6	RxOUT8	0
G3	LVDS GND	G	C5	RxOUT9	0
G4	RxIN1+	I	E4	LVDS VCC	Р
G5	RxIN2-	I	H4	LVDS VCC	Р
G6	RxIN3-	I	F7	PLL VCC	Р
G7	LVDS GND	G	A2	VCC	Р
G8	PLL GND	G	B5	VCC	Р
H1	RxOUT27	0	D1	VCC	Р
H2	RxIN0-	I	D6	VCC	Р
НЗ	RxIN0+	I	B2	NC	
H4	LVDS VCC	Р	C2	NC	
H5	LVDS GND	G	C7	NC	
H6	RxCLKIN-	I	F3	NC	
H7	RxCLKIN+	I	F8	NC	
H8	RxIN3+	I	G2	NC	

SNLS055H-MAY 2004-REVISED APRIL 2011

Pin Diagrams for TSSOP Packages






Figure 16. DS90CF386MTD

Figure 17. DS90CF366MTD

APPLICATIONS INFORMATION

POWER SEQUENCING AND POWERDOWN MODE

Outputs of the transmitter remain in TRI-STATE until the power supply reaches 2V. Clock and data outputs will begin to toggle 10 ms after V_{CC} has reached 3V and the Powerdown pin is above 1.5V. Either device may be placed into a powerdown mode at any time by asserting the Powerdown pin (active low). Total power dissipation for each device will decrease to 5 μ W (typical).

The transmitter input clock may be applied prior to powering up and enabling the transmitter. The transmitter input clock may also <u>be applied after</u> power up; however, the use of the PWR DOWN pin is required. Do not power up and enable (PWR DOWN = HIGH) the transmitter without a valid clock signal applied to the TxCLK IN pin.

The FPD Link chipset is designed to protect itself from accidental loss of power to either the transmitter or receiver. If power to the transmit board is lost, the receiver clocks (input and output) stop. The data outputs (RxOUT) retain the states they were in when the clocks stopped. When the receiver board loses power, the receiver inputs are controlled by a failsafe bias circuitry. The LVDS inputs are High-Z during initial power on and power off conditions. Current is limited (5 mA per input) by the fixed current mode drivers, thus avoiding the potential for latchup when powering the device.

12 Submit Documentation Feedback

Copyright © 2004–2011, Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
DS90CF366MTD/NOPB	ACTIVE	TSSOP	DGG	48	38	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-10 to 70	DS90CF366MTD >B	Samples
DS90CF366MTDX/NOPB	ACTIVE	TSSOP	DGG	48	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-10 to 70	DS90CF366MTD >B	Samples
DS90CF386MTD	ACTIVE	TSSOP	DGG	56	34	TBD	Call TI	Call TI	-10 to 70	DS90CF386MTD >B	Samples
DS90CF386MTD/NOPB	ACTIVE	TSSOP	DGG	56	34	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-10 to 70	DS90CF386MTD >B	Samples
DS90CF386MTDX/NOPB	ACTIVE	TSSOP	DGG	56	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-10 to 70	DS90CF386MTD >B	Samples
DS90CF386SLC/NOPB	ACTIVE	NFBGA	NZC	64	360	Green (RoHS & no Sb/Br)	POST-PLATE	Level-4-260C-72 HR	-10 to 70	DS90CF386 SLC >B	Samples
DS90CF386SLCX/NOPB	ACTIVE	NFBGA	NZC	64	2000	Green (RoHS & no Sb/Br)	SNAGCU	Level-4-260C-72 HR	-10 to 70	DS90CF386 SLC >B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



9-Mar-2013

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90CF366MTDX/NOPB	TSSOP	DGG	48	1000	330.0	24.4	8.6	13.2	1.6	12.0	24.0	Q1
DS90CF386MTDX/NOPB	TSSOP	DGG	56	1000	330.0	24.4	8.6	14.5	1.8	12.0	24.0	Q1
DS90CF386SLCX/NOPB	NFBGA	NZC	64	2000	330.0	16.4	8.3	8.3	2.3	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Mar-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90CF366MTDX/NOPB	TSSOP	DGG	48	1000	367.0	367.0	45.0
DS90CF386MTDX/NOPB	TSSOP	DGG	56	1000	367.0	367.0	45.0
DS90CF386SLCX/NOPB	NFBGA	NZC	64	2000	367.0	367.0	38.0

MECHANICAL DATA

NZC0064A





MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.