2Mx32
Mobile SDRAM
90FBGA

(VDD/VDDQ 2.5V/1.8V or 2.5V/2.5V, PASR & TCSR)

Revision 1.5

December 2002

512K x 32Bit x 4 Banks Mobile SDRAM

FEATURES

- 2.5V Power Supply.
- LVCMOS compatible with multiplexed address.
- Four banks operation.
- MRS cycle with address key programs.
  - -. CAS latency (1 & 2 & 3).
  - -. Burst length (1, 2, 4, 8 & Full page).
  - -. Burst type (Sequential & Interleave).
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock .
- Burst read single-bit write operation.
- Special Function Support.
  - -. PASR (Partial Array Self Refresh).
  - -. TCSR (Temperature Compensated Self Refresh).
- DQM for masking.
- Auto & self refresh.
- 64ms refresh period (4K cycle).
- Extended temperature range : (-25℃ to 85℃).
- 90balls FBGA(-SXXX -Pb, -DXXX -Pb Free).

GENERAL DESCRIPTION

The K4S64323LF is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG′s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S64323LF-S(D)G/S75	133MHz(CL=3)*1 105MHz(CL=2)	LVCMOS	90FBGA Pb (Pb Free)
K4S64323LF-S(D)G/S1H	105MHz(CL=2)		
K4S64323LF-S(D)G/S1L	105MHz(CL=3)*2		
K4S64323LF-S(D)G/S15	66MHz(CL=2/3)*3		

-S(D)S ; Super Low Power, Operating Temp : -25°C~85°C.
-S(D)G ; Low Power, Operating Temp : -25°C~85°C.

Notes :
1. In case of 55MHz Frequency, CL1 can be supported.
2. In case of 40MHz Frequency, CL1 can be supported.
3. In case of 33MHz Frequency, CL1 can be supported.

FUNCTIONAL BLOCK DIAGRAM



* Samsung Electronics reserves the right to change products or specification without notice.

90-Ball FBGA Package Dimension and Pin Configuration

< Bottom View*1 >



*2: Top View



*1: Bottom View

< Top View*2 >



< Top View*2 >

90Ball(6x15) CSP						
	1	2	3	7	8	9
A	DQ26	DQ24	V_{SS}	V_{DD}	DQ23	DQ21
B	DQ28	V_{DDQ}	V_{SSQ}	V_{DDQ}	V_{SSQ}	DQ19
C	V_{SSQ}	DQ27	DQ25	DQ22	DQ20	V_{DDQ}
D	V_{SSQ}	DQ29	DQ30	DQ17	DQ18	V_{DDQ}
E	V_{DDQ}	DQ31	NC	NC	DQ16	V_{SSQ}
F	V_{SS}	DQM3	A3	A2	DQM2	V_{DD}
G	A4	A5	A6	A10	A0	A1
H	A7	A8	NC	NC	BA1	NC
J	CLK	CKE	A9	BA0	$\overline{CS}$	$\overline{RAS}$
K	DQM1	NC	NC	$\overline{CAS}$	$\overline{WE}$	DQM0
L	V_{DDQ}	DQ8	V_{SS}	V_{DD}	DQ7	V_{SSQ}
M	V_{SSQ}	DQ10	DQ9	DQ6	DQ5	V_{DDQ}
N	V_{SSQ}	DQ12	DQ14	DQ1	DQ3	V_{DDQ}
P	DQ11	V_{DDQ}	V_{SSQ}	V_{DDQ}	V_{SSQ}	DQ4
R	DQ13	DQ15	V_{SS}	V_{DD}	DQ0	DQ2

Pin Name	Pin Function
CLK	*System Clock*
$\overline{CS}$	*Chip Select*
CKE	*Clock Enable*
A_0 ~ A_{10}	*Address*
BA_0 ~ BA_1	*Bank Select Address*
$\overline{RAS}$	*Row Address Strobe*
$\overline{CAS}$	*Column Address Strobe*
$\overline{WE}$	*Write Enable*
DQM_0 ~ DQM_3	*Data Input/Output Mask*
DQ_0 ~ $_{31}$	*Data Input/Output*
V_{DD}/V_{SS}	*Power Supply/Ground*
V_{DDQ}/V_{SSQ}	*Data Output Power/Ground*

[Unit:mm]

Symbol	Min	Typ	Max
A	-	1.30	1.40
A_1	0.30	0.35	0.40
E	-	11.00	-
E_1	-	6.40	-
D	-	13.00	-
D_1	-	11.20	-
e	-	0.80	-
b	0.40	0.45	0.50
z	-	-	0.10

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V_{IN}, V_{OUT}	-1.0 ~ 3.6	V
Voltage on V_{DD} supply relative to Vss	V_{DD}, V_{DDQ}	-1.0 ~ 3.6	V
Storage temperature	T_{STG}	-55 ~ +150	°C
Power dissipation	P_D	1	W
Short circuit current	I_{OS}	50	mA

Notes :
Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to V_{SS} = 0V, T_A = -25°C to 85°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{DD}	2.3	2.5	2.7	V	
	V_{DDQ}	1.65	-	2.7	V	
Input logic high voltage	V_{IH}	0.8 x VDDQ	-	V_{DDQ} + 0.3	V	1
Input logic low voltage	V_{IL}	-0.3	0	0.3	V	2
Output logic high voltage	V_{OH}	VDDQ-0.2V	-	-	V	I_{OH} = -0.1mA
Output logic low voltage	V_{OL}	-	-	0.2	V	I_{OL} = 0.1mA
Input leakage current	I_{LI}	-10	-	10	uA	3

Notes:
1. V_{IH} (max) = 3.0V AC.The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{DDQ}.
   Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.
4. Dout is disabled, 0V ≤ V_{OUT} ≤ V_{DDQ}.

CAPACITANCE (V_{DD} = 2.5V, T_A = 23°C, f = 1MHz, V_{REF} =0.9V ± 50 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	C_{CLK}	-	4.0	pF	
$\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{CS}$, CKE, DQM_0~ DQM_3	C_{IN}	-	4.0	pF	
Address(A_0 ~ A_{10}, BA_0 ~ BA_1)	C_{ADD}	-	4.0	pF	
DQ_0 ~ DQ_{31}	C_{OUT}	-	6.0	pF	

DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to V_{SS} = 0V, T_A = -25°C to 85°C)

Parameter	Sym-bol	Test Condition			Version				Unit	Note
					-75	-1H	-1L	-15		
Operating Current (One Bank Active)	I_{CC1}	Burst length = 1 $t_{RC} \geq t_{RC}$(min) I_O = 0 mA			70	70	65	60	mA	1
Precharge Standby Current in power-down mode	I_{CC2P}	CKE ≤ V_{IL}(max), t_{CC} = 10ns			0.5				mA	
	I_{CC2PS}	CKE & CLK ≤ V_{IL}(max), t_{CC} = ∞			0.5					
Precharge Standby Current in non power-down mode	I_{CC2N}	CKE ≥ V_{IH}(min), $\overline{CS}$ ≥ V_{IH}(min), t_{CC} = 10ns Input signals are changed one time during 20ns			10				mA	
	I_{CC2NS}	CKE ≥ V_{IH}(min), CLK ≤ V_{IL}(max), t_{CC} = ∞ Input signals are stable			7					
Active Standby Current in power-down mode	I_{CC3P}	CKE ≤ V_{IL}(max), t_{CC} = 10ns			5				mA	
	I_{CC3PS}	CKE & CLK ≤ V_{IL}(max), t_{CC} = ∞			5					
Active Standby Current in non power-down mode (One Bank Active)	I_{CC3N}	CKE ≥ V_{IH}(min), $\overline{CS}$ ≥ V_{IH}(min), t_{CC} = 10ns Input signals are changed one time during 20ns			20				mA	
	I_{CC3NS}	CKE ≥ V_{IH}(min), CLK ≤ V_{IL}(max), t_{CC} = ∞ Input signals are stable			20				mA	
Operating Current	I_{CC4}	I_O = 0 mA ,Page burst			85	70	70	60	mA	1
Refresh Current	I_{CC5}	$t_{RC} \geq t_{RC}$(min)			115	110	100	80	mA	2
Self Refresh Current	I_{CC6}	CKE ≤ 0.2V	**TCSR Range**		**Max 45°C**		**Max 85°C**		°C	
			-S(D)G	4 Banks	235		350		uA	3
				2 Banks	210		290			
				1 Bank	195		270			
			-S(D)S	4 Banks	130		230		uA	4
				2 Banks	105		170			
				1 Bank	90		150			

Notes :

1. Measured with outputs open.
2. Refresh period is 64ms.
3. K4S64323LF-S(D)G**
4. K4S64323LF-S(D)S**
5. Unless otherwise noted, input swing level is CMOS(V_{IH} /V_{IL}=V_{DDQ}/V_{SSQ}).

AC OPERATING TEST CONDITIONS (V_{DD} = 2.5V ± 0.2V, T_A = -25°C to 85°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.9 x VDDQ / 0.2	V
Input timing measurement reference level	0.5 x VDDQ	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER (AC operating conditions unless otherwise noted)

Parameter		Symbol	Version				Unit	Note
			- 75	-1H	-1L	-15		
Row active to row active delay		tRRD(min)	15	19	19	30	ns	1
$\overline{RAS}$ to $\overline{CAS}$ delay		tRCD(min)	19	19	24	30	ns	1
Row precharge time		tRP(min)	19	19	24	30	ns	1
Row active time		tRAS(min)	45	50	60	60	ns	1
		tRAS(max)	100				us	
Row cycle time		tRC(min)	65	70	84	90	ns	1
Last data in to row precharge		tRDL(min)	2				CLK	2,3
Last data in to Active delay		tDAL(min)	tRDL + tRP				-	3
Last data in to new col. address delay		tCDL(min)	1				CLK	2
Last data in to burst stop		tBDL(min)	1				CLK	2
Col. address to col. address delay		tCCD(min)	1				CLK	4
Number of valid output data	CAS latency=3		2				ea	5
	CAS latency=2		1					
	CAS latency=1		-		0			

Notes :

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. Minimum tRDL=2CLK and tDAL(=tRDL + tRP) is required to complete both of last data wite command(tRDL) and precharge command(tRP). tRDL=1CLK can be supported only in the case under 100MHz with manual precharge mode.
4. All parts allow every cycle column address change.
5. In case of row precharge interrupt, auto precharge and read burst stop.

AC CHARACTERISTICS(AC operating conditions unless otherwise noted)

Parameter		Symbol	- 75		-1H		-1L		- 15		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tCC	7.5	1000	9.5	1000	9.5	1000	15	1000	ns	1
	CAS latency=2		9.5		9.5		12		15			
	CAS latency=1		-		-		25		30			
CLK to valid output delay	CAS latency=3	tSAC		5.4		7		7		9	ns	1,2
	CAS latency=2			7		7		8		9		
	CAS latency=1			-		-		20		24		
Output data hold time	CAS latency=3	tOH	2.5		2.5		2.5		2.5		ns	2
	CAS latency=2		2.5		2.5		2.5		2.5			
	CAS latency=1		-		-		2.5		2.5			
CLK high pulse width		tCH	2.5		3		3		3.5		ns	3
CLK low pulse width		tCL	2.5		3		3		3.5		ns	3
Input setup time		tSS	2.0		2.5		2.5		3.5		ns	3
Input hold time		tSH	1.0		1.5		1.5		2.0		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4		7		7		9	ns	
	CAS latency=2			7		7		8		9		
	CAS latency=1			-		-		20		24		

Notes :

1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
   If tr & tf is longer than 1ns, transient time compensation should be considered,
   i.e., [(tr + tf)/2-1]ns should be added to the parameter.

Note :

1. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.

SIMPLIFIED TRUTH TABLE (V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

COMMAND			CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	$BA_{0,1}$	A_{10}/AP	$A_9 \sim A_0$	Note
Register	Mode Register Set		H	X	L	L	L	L	X	OP CODE			1, 2
Refresh	Auto Refresh		H	H	L	L	L	H	X	X			3
	Self Refresh	Entry		L									3
		Exit	L	H	L	H	H	H	X	X			3
					H	X	X	X					3
Bank Active & Row Addr.			H	X	L	L	H	H	X	V	Row Address		
Read & Column Address	Auto Precharge Disable		H	X	L	H	L	H	X	V	L	Column Address ($A_0 \sim A_7$)	4
	Auto Precharge Enable										H		4, 5
Write & Column Address	Auto Precharge Disable		H	X	L	H	L	L	X	V	L	Column Address ($A_0 \sim A_7$)	4
	Auto Precharge Enable										H		4, 5
Burst Stop			H	X	L	H	H	L	X	X			6
Precharge	Bank Selection		H	X	L	L	H	L	X	V	L	X	
	All Banks									X	H		
Clock Suspend or Active Power Down		Entry	H	L	H	X	X	X	X	X			
					L	V	V	V					
		Exit	L	H	X	X	X	X	X				
Precharge Power Down Mode		Entry	H	L	H	X	X	X	X	X			
					L	H	H	H					
		Exit	L	H	H	X	X	X	X				
					L	V	V	V					
DQM			H	X					V	X			7
No Operation Command			H	X	H	X	X	X	X	X			
					L	H	H	H					

Notes :

1. OP Code : Operand Code
   $A_0 \sim A_{10}$ & $BA_0 \sim BA_1$: Program keys. (@MRS)
2. MRS can be issued only at all banks precharge state.
   A new command can be issued after 2 CLK cycles of MRS.
3. Auto refresh functions are the same as CBR refresh of DRAM.
   The automatical precharge without row precharge command is meant by "Auto".
   Auto/self refresh can be issued only at all banks precharge state.
4. $BA_0 \sim BA_1$: Bank select addresses.
   If both BA_0 and BA_1 are "Low" at read, write, row active and precharge, bank A is selected.
   If BA_0 is "Low" and BA_1 is "High" at read, write, row active and precharge, bank B is selected.
   If BA_0 is "High" and BA_1 is "Low" at read, write, row active and precharge, bank C is selected.
   If both BA_0 and BA_1 are "High" at read, write, row active and precharge, bank D is selected.
   If A_{10}/AP is "High" at row precharge, BA_0 and BA_1 are ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
   Another bank read/write command can be issued after the end of burst.
   New row active of the associated bank can be issued at t_{RP} after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).

Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)
Факс: 8 (812) 320-02-42
Электронная почта: org@eplast1.ru
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.