# 7/8-Bit Single, +36V ( $\pm 18 \mathrm{~V}$ ) Digital POT with SPI Serial Interface and Volatile Memory 

## Features

- High-Voltage Analog Support:
- +36V Terminal Voltage Range (DGND = V-)
- $\pm 18 \mathrm{~V}$ Terminal Voltage Range (DGND = V- + 18V)
- Wide Operating Voltage:
- Analog: 10 V to 36 V (specified performance)
- Digital: 2.7 V to 5.5 V

$$
1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \text { (DGND } \geq \mathrm{V}-+0.9 \mathrm{~V})
$$

- Single Resistor Network
- Potentiometer Configuration Options
- Resistor Network Resolution
- 7-bit: 127 Resistors (128 Taps)
- 8-bit: 255 Resistors (256 Taps)
- $\mathrm{R}_{\mathrm{AB}}$ Resistance Options:
- $5 \mathrm{k} \Omega$
- $10 \mathrm{k} \Omega$
- $50 \mathrm{k} \Omega$
- $100 \mathrm{k} \Omega$
- High Terminal/Wiper Current ( $\mathrm{I}_{\mathrm{W}}$ ) Support:
- 25 mA (for $5 \mathrm{k} \Omega$ )
- $12.5 \mathrm{~mA}(f o r 10 \mathrm{k} \Omega$ )
- 6.5 mA (for $50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ )
- Zero-Scale to Full-Scale Wiper Operation
- Low Wiper Resistance: $75 \Omega$ (Typical)
- Low Tempco:
- Absolute (Rheostat): 50 ppm Typical $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )
- Ratiometric (Potentiometer): 15 ppm Typical
- SPI Serial Interface
(10 MHz, Modes 0, 0 and 1,1)
- Resistor Network Terminal Disconnect Via:
- Shutdown Pin (SHDN)
- Terminal Control (TCON) Register
- Write Latch ( $\overline{\mathrm{WLAT}}$ ) Pin to control update of Volatile Wiper Register (such as Zero Crossing)
- Power-On Reset / Brown-Out Reset for both:
- Digital Supply (V/DGND); 1.5V Typical
- Analog Supply (V+ / V-); 3.5V Typical
- Serial Interface Inactive Current ( $3 \mu \mathrm{~A}$ Typical)
- 500 kHz Typical Bandwidth (-3 dB) Operation ( $5.0 \mathrm{k} \Omega$ Device)
- Extended Temperature Range ( $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
- Package Types: TSSOP-14 and QFN-20 (5x5)

Package Types (Top View)
MCP41HVX1 Single Potentiometer TSSOP (ST)


5x5 QFN (MQ)


Note 1: Exposed Pad (EP)
2: NC = Not Internally Connected

## Description

The MCP41HVX1 family of devices have dual power rails (analog and digital). The analog power rail allows high voltage on the resistor network terminal pins. The analog voltage range is determined by the $\mathrm{V}+$ and V voltages. The maximum analog voltage is +36 V , while the operating analog output minimum specifications are specified from either 10 V or 20 V . As the analog supply voltage becomes smaller, the analog switch resistances increase, which effect certain performance specifications. The system can be implemented as dual rail ( $\pm 18 \mathrm{~V}$ ) relative to the digital logic ground (DGND).
The device also has a Write Latch ( $\overline{\mathrm{WLAT}}$ ) function, which will inhibit the volatile wiper register from being updated (latched) with the received data, until the WLAT pin is low. This allows the application to specify a condition where the volatile wiper register is updated (such as zero crossing).

## Device Block Diagram



## Device Features

| Device | $$ | Wiper Configuration |  |  | Resistance (Typical) |  | Number of: |  | Specified Operating Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{R}_{\mathrm{AB}}$ Options (k $\Omega$ ) | Wiper- $\mathbf{R}_{\mathrm{W}}(\Omega)$ | ه |  | $V_{L}(2)$ | $V+$ ( 3 ) |
| MCP41HV31 | 1 | $\begin{aligned} & \text { Potentiometer } \\ & (1) \end{aligned}$ | SPI | 3Fh | $\begin{gathered} \hline 5.0,10.0, \\ 50.0,100.0 \end{gathered}$ | 75 | 127 | 128 | 1.8 V to 5.5 V | $10 \mathrm{~V}(4)$ to 36 V |
| MCP41HV51 | 1 | Potentiometer (1) | SPI | 7Fh | $\begin{gathered} 5.0,10.0 \\ 50.0,100.0 \end{gathered}$ | 75 | 255 | 256 | 1.8 V to 5.5 V | $10 \mathrm{~V}(4)$ to 36 V |

Note 1: Floating either terminal (A or $B$ ) allows the device to be used as a Rheostat (variable resistor).
2: This is relative to the DGND signal. There is a separate requirement for the $\mathrm{V}+$ / V - voltages. When $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ operation, DGND must be 0.9 V above V -.
3: Relative to $V$-, the $V_{L}$ and DGND signals must be between $V$ - and $V+$.
4: Analog operation will continue while the $V+$ voltage is above the device's Analog Power-on Reset (POR) / Brown-out Reset (BOR) voltage. Operational characteristics may exceed specified limits while the V+ voltage is below the specified minimum voltage.

### 1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings $\dagger$
Voltage on V- with respect to DGND ..... DGND + 0.6V to -40.0 V
Voltage on $\mathrm{V}+$ with respect to DGND ..... DGND -0.3 V to 40.0 V
Voltage on $\mathrm{V}+$ with respect to V - DGND - 0.3 V to 40.0 V
Voltage on $\mathrm{V}_{\mathrm{L}}$ with respect to $\mathrm{V}+$ ..... -0.6 V to -40.0 V
Voltage on $V_{L}$ with respect to $V$ - ..... -0.6 V to +40.0 V
Voltage on $V_{L}$ with respect to DGND -0.6 V to +7.0 V
Voltage on $\overline{\mathrm{CS}}$, SCK, SDI, $\overline{\text { WLAT, and }} \overline{\text { SHDN }}$ with respect to DGND ..... -0.6 V to $\mathrm{V}_{\mathrm{L}}+0.6 \mathrm{~V}$
Voltage on all other pins (PxA, PxW, and PxB) with respect to V- ..... -0.3 V to $\mathrm{V}++0.3 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0, \mathrm{~V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{L}}, \mathrm{V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{PP}}\right.$ on HV pins $)$ ..... $\pm 20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{L}}\right)$ ..... $\pm 20 \mathrm{~mA}$
Maximum current out of DGND pin ..... 100 mA
Maximum current into $V_{\mathrm{L}}$ pin ..... 100 mA
Maximum current out of V- pin ..... 100 mA
Maximum current into $V+$ pin ..... 100 mA
Maximum current into PxA, PxW, \& PxB pins (Continuous)
$R_{A B}=5 \mathrm{k} \Omega$ ..... $\pm 25 \mathrm{~mA}$
$R_{A B}=10 \mathrm{k} \Omega$ ..... $\pm 12.5 \mathrm{~mA}$ ..... $\pm 12.5 \mathrm{~mA}$
$R_{A B}=50 \mathrm{k} \Omega$ ..... $\pm 6.5 \mathrm{~mA}$
$R_{A B}=100 \mathrm{k} \Omega$ ..... $\pm 6.5 \mathrm{~mA}$
Maximum current into PxA, PxW, \& PxB pins (Pulsed)
$F_{\text {PULSE }}>10 \mathrm{kHz}$ . (Max I Continuous) / (Duty Cycle)
$\mathrm{F}_{\text {PULSE }} \leq 10 \mathrm{kHz}$ ..... (Max $\left.I_{\text {Continuous }}\right) / \sqrt{ }$ (Duty Cycle)
Maximum output current sunk by any Output pin ..... 25 mA
Maximum output current sourced by any Output pin ..... 25 mA
Package Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=+150^{\circ} \mathrm{C}$ ) TSSOP-14 ..... 1000 mW
SOIC-16 ..... 1250 mW
QFN-20 (5 x 5) ..... 2800 mW
QFN-20 (4x4) ..... 2300 mW
Soldering temperature of leads (10 seconds) ..... $+300^{\circ} \mathrm{C}$
ESD protection on all pins
Human Body Model (HBM) ..... $\geq \pm 4 \mathrm{kV}$
Machine Model (MM) ..... $\geq \pm 400 \mathrm{~V}$
Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ..... $150^{\circ} \mathrm{C}$
Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied ..... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\dagger$ Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## ACIDC CHARACTERISTICS

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND -> $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| Digital Positive Supply Voltage ( $\mathrm{V}_{\mathrm{L}}$ ) | $V_{L}$ | 2.7 | - | 5.5 | V | With respect to DGND (Note 4) |
|  |  | 1.8 | - | 5.5 | V | DGND $=\mathrm{V}-+0.9 \mathrm{~V}$ (referenced to V -) <br> (Note 1, Note 4) |
|  |  | - | - | 0 | V | With respect to V+ |
| Analog Positive Supply Voltage (V+) | V+ | $V_{L}{ }^{(16)}$ | - | 36.0 | V | With respect to V- (Note 4) |
| Digital Ground Voltage (DGND) | $\mathrm{V}_{\text {DGND }}$ | V- | - | $V+-V_{L}$ | V | With respect to V- (Note 4, Note 5) |
| Analog Negative Supply Voltage (V-) | V- | $-36.0+\mathrm{V}_{\mathrm{L}}$ | - | 0 | V | With respect to DGND and $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ |
| Resistor Network Supply Voltage | $\mathrm{V}_{\mathrm{RN}}$ | - | - | 36V | V | Delta voltage between V+ and V- (Note 4) |
| $V_{\mathrm{L}}$ Start Voltage to ensure Wiper Reset | $\mathrm{V}_{\text {DPOR }}$ | - | - | 1.8 | V | With respect to DGND, V+ > 6.0V RAM retention voltage $\left(\mathrm{V}_{\mathrm{RAM}}\right)<\mathrm{V}_{\mathrm{DBOR}}$ |
| V+ Voltage to ensure Wiper Reset | $\mathrm{V}_{\text {APOR }}$ | - | - | 6.0 | V | With respect to $\mathrm{V}-, \mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}$ <br> RAM retention voltage $\left(\mathrm{V}_{\mathrm{RAM}}\right)<\mathrm{V}_{\mathrm{BOR}}$ |
| Digital to Analog Level Shifter Operational Voltage | $\mathrm{V}_{\text {LS }}$ | - | - | 2.3 | V | $V_{L}$ to $V$ - voltage. DGND = V- |
| Power Rail Voltages during Power Up (Note 1) | $\mathrm{V}_{\text {LPOR }}$ | - | - | 5.5 | V | Digital Powers ( $\mathrm{V}_{\mathrm{L}} / \mathrm{DGND}$ ) up 1st: $\mathrm{V}+$ and V - floating or as $\mathrm{V}+$ / V - powers up (V+ must be $\geq$ to DGND) (Note 18) |
|  | V+ ${ }^{\text {POR }}$ | - | - | 36 | V | Analog Powers (V+ / V-) up 1st: $V_{L}$ and DGND floating or as $V_{L}$ / DGND powers up (DGND must be between V - and $\mathrm{V}+$ ) (Note 18) |
| $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{L}} \text { Rise Rate to } \\ \text { ensure Power-on } \\ \text { Reset } \\ \hline \end{array}$ | $\mathrm{V}_{\text {LRR }}$ | (Note 6) |  |  | V/ms | With respect to DGND |

Note 1 This specification by design.
Note $4 \mathrm{~V}+$ voltage is dependent on V - voltage. The maximum delta voltage between $\mathrm{V}+$ and V - is 36 V . The digital logic DGND potential can be anywhere between $\mathrm{V}+$ and V -, the $\mathrm{V}_{\mathrm{L}}$ potential must be $>=\mathrm{DGND}$ and $<=\mathrm{V}+$.
Note 5 Minimum value determined by maximum V - to $\mathrm{V}+$ potential equals 36 V and minimum $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ for operation. So $36 \mathrm{~V}-1.8 \mathrm{~V}=34.2 \mathrm{~V}$.
Note $6 \mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
Note 16 For specified analog performance, V+ must be 20 V or greater (unless otherwise noted).
Note 18 During the power up sequence, to ensure expected Analog POR operation, the two power systems (Analog and Digital) should have a common reference to ensure that the driven DGND voltage is not at a higher potential than the driven V+ voltage.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Conditions |
| Delay after device exits the reset state ( $\mathrm{V}_{\mathrm{L}}$ > $\mathrm{V}_{\mathrm{BOR}}$ ) | TBORD | - | 10 | 20 | $\mu \mathrm{s}$ |  |  |
| Supply Current (Note 7) | IDDD | - | 45 | 300 | $\mu \mathrm{A}$ | Serial Interface Active, <br> Write all 0's to Volatile Wiper 0 (address 0h) $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~F}_{\mathrm{SCK}}=5 \mathrm{MHz}, \\ & \mathrm{~V}-=\mathrm{DGND} \end{aligned}$ |  |
|  |  | - | - | 7 | $\mu \mathrm{A}$ | Serial Interface Inactive,$\begin{aligned} & \mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{SCK}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}, \text { Wiper }=0, \\ & \mathrm{~V}-=\mathrm{DGND} \end{aligned}$ |  |
|  | $\mathrm{I}_{\text {DDA }}$ | - | - | 5 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Current } \mathrm{V}+\text { to } \mathrm{V}-, \mathrm{PxA}=\mathrm{PxB}=\mathrm{PxW}, \\ & \mathrm{DGND}=\mathrm{V}-+(\mathrm{V}+/ 2) \end{aligned}$ |  |
| $\begin{aligned} & \text { Resistance } \\ & ( \pm 20 \%) \text { (Note 8) } \end{aligned}$ | $\mathrm{R}_{\mathrm{AB}}$ | 4.0 | 5 | 6.0 | k $\Omega$ | -502 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36 V |  |
|  |  | 8.0 | 10 | 12.0 | $\mathrm{k} \Omega$ | -103 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36V |  |
|  |  | 40.0 | 50 | 60.0 | $\mathrm{k} \Omega$ | -503 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36 V |  |
|  |  | 80.0 | 100 | 120.0 | $\mathrm{k} \Omega$ | -104 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36 V |  |
| $\mathrm{R}_{\mathrm{AB}}$ Current | $\mathrm{I}_{\mathrm{AB}}$ | - | - | 9.00 | mA | -502 devices | $\begin{aligned} & 36 \mathrm{~V} / \mathrm{R}_{\mathrm{AB}(\mathrm{MIN})}, \\ & \mathrm{V}-=-18 \mathrm{~V}, \mathrm{~V}+=+18 \mathrm{~V}, \\ & \text { (Note } 9 \text { ) } \end{aligned}$ |
|  |  | - | - | 4.50 | mA | -103 devices |  |
|  |  | - | - | 0.90 | mA | -503 devices |  |
|  |  | - | - | 0.45 | mA | -104 devices |  |
| Resolution | N | 256 |  |  | Taps | 8-bit | No Missing Codes |
|  |  | 128 |  |  | Taps | 7-bit | No Missing Codes |
| Step Resistance (see Appendix B.4) | $\mathrm{R}_{\mathrm{S}}$ | - | $\mathrm{R}_{\mathrm{AB}} /(255)$ | - | $\Omega$ | 8-bit | Note 1 |
|  |  | - | $\mathrm{R}_{\mathrm{AB}} /(127)$ | - | $\Omega$ | 7-bit | Note 1 |

Note 1 This specification by design.
Note 7 Supply current (IDDD and IDDA) is independent of current through the resistor network.
Note 8 Resistance (RAB) is defined as the resistance between Terminal A to Terminal B.
Note 9 Guaranteed by the $R_{A B}$ specification and Ohms Law.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Conditions |
| Wiper Resistance (see Appendix B.5) | $\mathrm{R}_{\mathrm{W}}$ | - | 75 | 170 | $\Omega$ | $\mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}+=+18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}, \\ & \text { code }=00 \mathrm{~h}, \mathrm{PxA}=\text { floating, } \\ & \mathrm{PxB}=\mathrm{V}-. \end{aligned}$ |
|  |  | - | 145 | 200 | $\Omega$ | $\mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}+=+5.0 \mathrm{~V}, \mathrm{~V}-=-5.0 \mathrm{~V}, \\ & \text { code }=00 \mathrm{~h}, \mathrm{PxA}=\text { floating, } \\ & \mathrm{PxB}=\mathrm{V}-. \text { (Note 2) } \end{aligned}$ |
| Nominal Resistance Tempco (see Appendix B.23) | $\Delta \mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T}$ | - | 50 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
|  |  | - | 100 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Ratiometeric Tempco (see Appendix B.22) | $\Delta \mathrm{V}_{\mathrm{WB}} / \Delta \mathrm{T}$ | - | 15 | - | ppm $/{ }^{\circ} \mathrm{C}$ | Code = Mid-scale (80h or 40h) |  |
| Resistor Terminal Input Voltage Range <br> (Terminals A, B and W) | $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{W}}, \mathrm{V}_{\mathrm{B}}$ | V- | - | V+ | V | Note 1, Note 11 |  |
| Current through Terminals (A, B, and Wiper) (Note 1) | $\mathrm{I}_{\mathrm{T}}, \mathrm{I}_{\mathrm{W}}$ | - | - | 25 | mA | -502 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}}(\mathrm{W} \neq \mathrm{FS})$ |
|  |  | - | - | 12.5 | mA | -103 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}}(\mathrm{W} \neq \mathrm{FS})$ |
|  |  | - | - | 6.5 | mA | -503 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}}(\mathrm{W} \neq \mathrm{FS})$ |
|  |  | - | - | 6.5 | mA | -104 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}}(\mathrm{W} \neq \mathrm{FS})$ |
|  |  | - | - | 36 | mA | $\mathrm{I}_{\mathrm{BW}(\mathrm{W}=\mathrm{zS}), \text { or } \mathrm{I}_{\mathrm{AW}}(\mathrm{W}=\mathrm{FS})}$ |  |
| Leakage current into A, W or B | $\mathrm{I}_{\text {TL }}$ | - | 5 | - | nA | $\mathrm{A}=\mathrm{W}=\mathrm{B}=\mathrm{V}$ - |  |

Note 1 This specification by design.
Note 2 This parameter is not tested, but specified by characterization.
Note 11 Resistor terminals A, W and B's polarity with respect to each other is not restricted.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND -> $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |  |  |
| Full Scale Error (Potentiometer) (8-bit code $=$ FFh, 7-bit code = 7Fh) (Note 10, Note 17) $\left(\mathrm{V}_{\mathrm{A}}=\mathrm{V}+, \mathrm{V}_{\mathrm{B}}=\mathrm{V}-\right)$ (see Appendix B.10) | $\mathrm{V}_{\text {WFSE }}$ | -8.5 | - | - | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -13.5 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -4.5 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -7.0 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -4.5 | - | - | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -6.0 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -2.25 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -3.5 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.9 | - | - | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -1.25 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.95 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -1.1 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.5 | - | - | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -0.7 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.75 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -0.9 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
| Zero Scale Error (Potentiometer) (8-bit code $=00 \mathrm{~h}$, 7-bit code $=00 \mathrm{~h}$ ) (Note 10, Note 17) $\left(\mathrm{V}_{\mathrm{A}}=\mathrm{V}+, \mathrm{V}_{\mathrm{B}}=\mathrm{V}-\right)$ (see Appendix B.11) | $\mathrm{V}_{\text {WZSE }}$ | - | - | +8.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +13.5 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +4.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +7.0 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +4.0 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +6.0 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +2.0 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +3.0 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.8 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +1.2 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.7 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.5 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.7 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.25 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.4 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |

Note 10 Measured at $\mathrm{V}_{\mathrm{W}}$ with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}+{ }_{\text {and }} \mathrm{V}_{\mathrm{B}}=\mathrm{V}$-.
Note 17 Analog switch leakage effects this specification. Higher temperatures increase the switch leakage.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND -> $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |  |  |
| Potentiometer Integral Non-linearity (Note 10, Note 17) (see Appendix B.12) | P-INL | -1 | $\pm 0.5$ | +1 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1 | $\pm 0.5$ | +1 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.1 | $\pm 0.5$ | +1.1 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V} \text { to } 36 \mathrm{~V}, \\ & \text { (Note 2) } \end{aligned}$ |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V} \text { to } 36 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ |
|  |  | -0.6 | $\pm 0.25$ | +0.6 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.85 | $\pm 0.5$ | +1.85 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.2 | $\pm 0.5$ | +1.2 | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V} \text { to } 36 \mathrm{~V} \text {, } \\ & \text { (Note 2) } \end{aligned}$ |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V} \text { to } 36 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
| Potentiometer | P-DNL | -0.5 | $\pm 0.25$ | +0.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
| Differential |  | -0.25 | $\pm 0.125$ | +0.25 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
| Non-linearity <br> (Note 10, |  | -0.25 | $\pm 0.125$ | +0.25 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
| Note 17) |  | -0.125 | $\pm 0.1$ | +0.125 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
| (see Appendix |  | -0.25 | $\pm 0.125$ | +0.25 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
| B.13) |  | -0.125 | $\pm 0.1$ | +0.125 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.25 | $\pm 0.125$ | +0.25 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.125 | -0.15 | +0.125 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |

Note 2 This parameter is not tested, but specified by characterization.
Note 10 Measured at $\mathrm{V}_{\mathrm{W}}$ with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}+$ and $\mathrm{V}_{\mathrm{B}}=\mathrm{V}$-.
Note 17 Analog switch leakage effects this specification. Higher temperatures increase the switch leakage.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to $\mathrm{DGND}-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |  |  |
| Bandwidth -3 dB (load $=30 \mathrm{pF}$ ) | BW | - | 480 | - | kHz | $5 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 480 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
|  |  | - | 240 | - | kHz | $10 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 240 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
|  |  | - | 48 | - | kHz | $50 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 48 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
|  |  | - | 24 | - | kHz | $100 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 24 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
| $\mathrm{V}_{\mathrm{W}}$ Settling Time $\left(\mathrm{V}_{\mathrm{A}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V},\right.$ <br> $\pm 1 \mathrm{LSb}$ error band, $\left.C_{L}=50 \mathrm{pF}\right)$ <br> (see Appendix B.17) | $t_{s}$ | - | 1 | - | $\mu \mathrm{s}$ | $5 \mathrm{k} \Omega$ | $\begin{aligned} & \hline \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \\ & \hline \end{aligned}$ |  |
|  |  | - | 1 | - | $\mu \mathrm{s}$ | $10 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |  |
|  |  | - | 2.5 | - | $\mu \mathrm{s}$ | $50 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \\ & \hline \end{aligned}$ |  |
|  |  | - | 5 | - | $\mu \mathrm{s}$ | $100 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \\ & \hline \end{aligned}$ |  |

## MCP41HVX1

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND -> $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |  |  |
| Rheostat Integral Non-linearity (Note 12, Note 13, Note 14, Note 17) (see Appendix B.5) | R-INL | -1.75 | - | +1.75 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -2.5 | - | +2.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -4.0 | - | +4.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.0 | - | +1.0 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.5 | - | +1.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -2.0 | - | +2.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.0 | - | +1.0 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.75 | - | +1.75 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -2.0 | - | +2.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.8 | - | +0.8 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -1.0 | - | +1.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.0 | - | +1.0 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.0 | - | +1.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -1.2 | - | +1.2 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.6 | - | +0.6 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.0 | - | +1.0 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.0 | - | +1.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -1.2 | - | +1.2 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.6 | - | +0.6 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |

Note 2 This parameter is not tested, but specified by characterization.
Note 12 Non-linearity is affected by wiper resistance ( $\mathrm{R}_{\mathrm{W}}$ ), which changes significantly over voltage and temperature.
Note 13 Externally connected to a Rheostat configuration (RBW), and then tested.
Note 14 Wiper current $\left(l_{W}\right)$ condition determined by $R_{A B(\max )}$ and Voltage Condition, the delta voltage between $\mathrm{V}+$ and V - (voltages are 36 V , 20 V , and 10 V ).
Note 17 Analog switch leakage effects this specification. Higher temperatures increase the switch leakage.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND -> $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  |  | Conditions |
| RheostatDifferentialNon-linearity(Note 12, Note 13,Note 14, Note 17)(see AppendixB.5) | R-DNL | -0.5 | - | +0.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.6 | - | +0.6 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.3 | - | +0.3 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |

Note 2 This parameter is not tested, but specified by characterization.
Note 12 Non-linearity is affected by wiper resistance ( $\mathrm{R}_{\mathrm{W}}$ ), which changes significantly over voltage and temperature.
Note 13 Externally connected to a Rheostat configuration (RBW), and then tested.
Note 14 Wiper current ( $\mathrm{I}_{\mathrm{W}}$ ) condition determined by $\mathrm{R}_{\mathrm{AB}(\max )}$ and Voltage Condition, the delta voltage between $\mathrm{V}+$ and V - (voltages are $36 \mathrm{~V}, 20 \mathrm{~V}$, and 10 V ).
Note 17 Analog switch leakage effects this specification. Higher temperatures increase the switch leakage.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND -> $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| Capacitance ( $\mathrm{P}_{\mathrm{A}}$ ) | $\mathrm{C}_{\mathrm{A}}$ | - | 75 | - | pF | Measured to $V$-, $\mathrm{f}=1 \mathrm{MHz}$, <br> Wiper code $=$ Mid-Scale |
| Capacitance ( $\mathrm{P}_{\mathrm{w}}$ ) | $\mathrm{C}_{\text {w }}$ | - | 120 | - | pF | Measured to V-, $\mathrm{f}=1 \mathrm{MHz}$, <br> Wiper code $=$ Mid-Scale |
| Capacitance ( $\mathrm{P}_{\mathrm{B}}$ ) | $\mathrm{C}_{\text {B }}$ | - | 75 | - | pF | Measured to $V-$, $\mathrm{f}=1 \mathrm{MHz}$, <br> Wiper code $=$ Mid-Scale |
| Common-Mode Leakage | $\mathrm{I}_{\text {cm }}$ | - | 5 | - | nA | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{W}}$ |
| Digital Interface Pin Capacitance | $\mathrm{C}_{\mathrm{IN}}$, <br> Cout | - | 10 | - | pF | $\mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz}$ |
| Digital Inputs/Outputs ( $\overline{\mathbf{C S}}$, SDI, SDO, SCK, $\overline{\text { SHDN }}$, $\overline{\text { WLAT }}$ ) |  |  |  |  |  |  |
| Schmitt Trigger HighInput Threshold | $\mathrm{V}_{\mathrm{IH}}$ | $0.45 \mathrm{~V}_{\mathrm{L}}$ | - | $\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}$ | V | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$ |
|  |  | $0.5 \mathrm{~V}_{\mathrm{L}}$ | - | $\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}$ | V | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 2.7 \mathrm{~V}$ |
| Schmitt Trigger LowInput Threshold | VIL | DGND - 0.5V | - | 0.2 V | V |  |
| Hysteresis of Schmitt Trigger Inputs | $\mathrm{V}_{\mathrm{HYS}}$ | - | $0.1 \mathrm{~V}_{\mathrm{L}}$ | - | V |  |
| Output Low Voltage (SDO) | $\mathrm{V}_{\text {OL }}$ | DGND | - | $0.2 \mathrm{~V}_{\mathrm{L}}$ | V | $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=5 \mathrm{~mA}$ |
|  |  | DGND | - | $0.2 \mathrm{~V}_{\mathrm{L}}$ | V | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=800 \mathrm{uA}$ |
| Output High Voltage (SDO) | $\mathrm{V}_{\mathrm{OH}}$ | $0.8 \mathrm{~V}_{\mathrm{L}}$ | - | $\mathrm{V}_{\mathrm{L}}$ | V | $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2.5 \mathrm{~mA}$ |
|  |  | $0.8 \mathrm{~V}_{\mathrm{L}}$ | - | $\mathrm{V}_{\mathrm{L}}$ | V | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=-800 \mathrm{uA}$ |
| Input Leakage Current | ILL | -1 |  | 1 | uA | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{L}}$ and $\mathrm{V}_{\text {IN }}=$ DGND |

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND -> $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Conditions |
| RAM (Wiper, TCON) Value |  |  |  |  |  |  |  |
| Wiper Value Range | N | Oh | - | FFh | hex | 8-bit |  |
|  |  | Oh | - | 7Fh | hex | 7-bit |  |
| Wiper POR/BOR Value | NPOR/BOR | 7Fh |  |  | hex | 8-bit |  |
|  |  | 3Fh |  |  | hex | 7-bit |  |
| TCON Value Range | N | Oh | - | FFh | hex |  |  |
| TCON POR/BOR Value | $\mathrm{N}_{\text {TCON }}$ | FF |  |  | hex | All Terminals connected |  |
| Power Requirements |  |  |  |  |  |  |  |
| Power Supply Sensitivity (see Appendix B.20) | PSS | - | 0.0015 | 0.0035 | \%/\% | 8-bit | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}+=18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}, \\ & \text { Code }=7 \mathrm{Fh} \end{aligned}$ |
|  |  | - | 0.0015 | 0.0035 | \%/\% | 7-bit | $\begin{aligned} & \mathrm{V}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}+=18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}, \\ & \text { Code }=3 \mathrm{Fh} \end{aligned}$ |
| Power Dissipation | $\mathrm{P}_{\text {DISS }}$ | - | 260 | - | mW | $5 \mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~V}+=18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}$ <br> (Note 15) |
|  |  | - | 130 | - | mW | $10 \mathrm{k} \Omega$ |  |
|  |  | - | 26 | - | mW | $50 \mathrm{k} \Omega$ |  |
|  |  | - | 13 | - | mW | $100 \mathrm{k} \Omega$ |  |

Note $15 \mathrm{P}_{\mathrm{DISS}}=\mathrm{I} * \mathrm{~V}$, or $\left(\left(\mathrm{I}_{\mathrm{DDD}} * 5.5 \mathrm{~V}\right)+\left(\mathrm{I}_{\mathrm{DDA}} * 36 \mathrm{~V}\right)+\left(\mathrm{I}_{\mathrm{AB}} * 36 \mathrm{~V}\right)\right)$.

## AC / DC Notes:

1. This specification by design.
2. This parameter is not tested, but specified by characterization.
3. See Absolute Maximum Ratings.
4. $\mathrm{V}+$ voltage is dependent on V - voltage. The maximum delta voltage between $\mathrm{V}+$ and V - is 36 V . The digital logic DGND potential can be anywhere between $\mathrm{V}+$ and V -, the V , potential must be $>=$ DGND and $<=\mathrm{V}+$.
5. Minimum value determined by maximum $V$ - to $V+$ potential equals 36 V and minimum $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ for operation. So $36 \mathrm{~V}-1.8 \mathrm{~V}=34.2 \mathrm{~V}$.
6. $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
7. Supply current ( $\mathrm{I}_{\text {DDD }}$ and $\mathrm{I}_{\text {DDA }}$ ) is independent of current through the resistor network.
8. Resistance $\left(R_{A B}\right)$ is defined as the resistance between Terminal $A$ to Terminal $B$.
9. Guaranteed by the $R_{A B}$ specification and Ohms Law.
10. Measured at $V_{W}$ with $V_{A}=V+$ and $V_{B}=V$-.
11. Resistor terminals $A, W$ and $B$ 's polarity with respect to each other is not restricted.
12. Non-linearity is affected by wiper resistance ( $\mathrm{R}_{\mathrm{W}}$ ), which changes significantly over voltage and temperature.
13. Externally connected to a Rheostat configuration ( $R_{B W}$ ), and then tested.
14. Wiper current $\left(\mathrm{I}_{\mathrm{W}}\right)$ condition determined by $\mathrm{R}_{\mathrm{AB}(\max )}$ and Voltage Condition, the delta voltage between $\mathrm{V}+$ and V (voltages are $36 \mathrm{~V}, 20 \mathrm{~V}$, and 10 V ).
15. $P_{\text {DISS }}=I^{*} \mathrm{~V}$, or $\left(\left(I_{D D D} * 5.5 \mathrm{~V}\right)+\left(I_{D D A} * 36 \mathrm{~V}\right)+\left(I_{A B}{ }^{*} 36 \mathrm{~V}\right)\right)$.
16. For specified analog performance, $\mathrm{V}+$ must be 20 V or greater (unless otherwise noted).
17. Analog switch leakage effects this specification. Higher temperatures increase the switch leakage.
18. During the power up sequence, to ensure expected Analog POR operation, the two power systems (Analog and Digital) should have a common reference to ensure that the driven DGND voltage is not at a higher potential than the driven $\mathrm{V}+$ voltage.

### 1.1 SPI Mode Timing Waveforms and Requirements



FIGURE 1-1: Settling Time Waveforms.
TABLE 1-1: WIPER SETTLING TIMING

| Timing Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to $+18 \mathrm{~V} \& \mathrm{~V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND -> $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Conditions |
| $\mathrm{V}_{\mathrm{W}}$ Settling Time $\left(\mathrm{V}_{\mathrm{A}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}\right.$ <br> $\pm 1 \mathrm{LSb}$ error band, $\left.C_{L}=50 \mathrm{pF}\right)$ | $\mathrm{t}_{\mathrm{s}}$ | - | 1 | - | $\mu \mathrm{s}$ | $5 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |
|  |  | - | 1 | - | $\mu \mathrm{s}$ | $10 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |
|  |  | - | 2.5 | - | $\mu \mathrm{s}$ | $50 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |
|  |  | - | 5 | - | $\mu \mathrm{s}$ | $100 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |



FIGURE 1-2: $\quad$ SPI Timing Waveform (Mode = 11).

## MCP41HVX1

TABLE 1-2: SPI REQUIREMENTS (MODE = 11)

| \# | Characteristic | Symbol | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SCK Input Frequency | $\mathrm{F}_{\text {SCK }}$ | - | 10 | MHz | $\mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | - | 1 | MHz | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ to 2.7 V |
| 70a | $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\text {IL }}$ ) to SCK $\uparrow$ input | TcsA2scH | 25 | - | ns |  |
| 70b | $\overline{\text { WLAT }}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ ) to eighth (or sixteenth) SCK $\downarrow$ of the Serial Command to ensure previous data is latched (setup time) | TwlA2scH | 20 | - | ns |  |
| 71 | SCK input high time | TscH | 35 | - | ns | $\mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 120 | - | ns | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ to 2.7 V |
| 72 | SCK input low time | TscL | 35 | - | ns | $\mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 120 | - | ns | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ to 2.7 V |
| 73 | Setup time of SDI input to SCK $\uparrow$ edge | ToIV2sch | 10 | - | ns |  |
| 74 | Hold time of SDI input from SCK $\uparrow$ edge | TscH2diL | 20 | - | ns |  |
| 77 | $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) to SDO output high-impedance | TcsH2doZ | - | 50 | ns | Note 1 |
| 80 | SDO data output valid after SCK $\downarrow$ edge | TscL2doV | - | 55 | ns | $\mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  |  | 90 | ns | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ to 2.7 V |
| 83a | $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) after SCK $\uparrow$ edge | TscH2csI | 100 | - | ns |  |
| 83b | $\overline{\text { WLAT }}$ Inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ after eighth (or sixteenth) SCK $\downarrow$ edge (hold time) | TscH2wlatl | 50 | - | ns |  |
| 84 | Hold time of $\overline{\mathrm{CS}}$ (or $\overline{\mathrm{WLAT}}$ ) Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) to $\overline{\mathrm{CS}}$ (or $\overline{\mathrm{WLAT}}$ ) Active (VIL) | TcsA2csl | 20 | - | ns |  |
| 85 | $\overline{\text { WLAT input low time }}$ | $\mathrm{T}_{\text {WLAT }}$ | 25 | - | ns |  |

Note 1: This specification by design.


FIGURE 1-3: SPI Timing Waveform (Mode = 00).

TABLE 1-3: $\quad$ SPI REQUIREMENTS (MODE $=00$ )


Note 1: This specification by design.

## TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}$.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Ranges |  |  |  |  |  |  |
| Specified Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal Package Resistances |  |  |  |  |  |  |
| Thermal Resistance, 14L-TSSOP (ST) | $\theta_{\mathrm{JA}}$ | - | 100 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Thermal Resistance, 20L-QFN (MQ) | $\theta_{\mathrm{JA}}$ | - | 36.1 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

### 2.0 TYPICAL PERFORMANCE CURVES

Note: The device Performance Curves are available in a separate document. This is done to keep the file size of this PDF document less than the 10MB file attachment limit of many mail servers.
The MCP41HVX1 Performance Curves document is literature number DS20005209, and can be found on the Microchip website. Look at the MCP41HVX1 Product Page under Documentation and Software, in the Data Sheets category.

MCP41HVX1

NOTES:

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.
Additional descriptions of the device pins follows.
TABLE 3-1: PINOUT DESCRIPTION FOR THE MCP41HVX1

| Pin |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TSSOP | QFN | Symbol | Type | Buffer Type |  |
| 14L | 20L |  |  |  |  |
| 1 | 1 | V | P | - | Positive Digital Power Supply Input |
| 2 | 2 | SCK | I | ST | SPI Serial Clock pin |
| 3 | 3 | $\overline{\mathrm{CS}}$ | 1 | ST | Chip Select |
| 4 | 4 | SDI | 1 | ST | SPI Serial Data In pin |
| 5 | 5 | SDO | 0 | - | SPI Serial Data Out |
| 6 | 6 | WLAT | I | ST | Wiper Latch Enable <br> $0=$ Received SPI Shift Register Buffer (SPIBUF) value is transferred to Wiper register. <br> $1=$ Received SPI data value is held in SPI Shift Register Buffer (SPIBUF). |
| 7 | 7 | SHDN | I | ST | Shutdown |
| 8 | 11 | DGND | P | - | Ground |
| 9 | $\begin{array}{r} \hline 8,9,10,17, \\ 18,19,20 \end{array}$ | NC | - | - | Pin not internally connected to die. To reduce noise coupling, connect pin either to DGND or $\mathrm{V}_{\mathrm{L}}$. |
| 10 | 12 | V- | P | - | Analog Negative Potential Supply |
| 11 | 13 | P0B | I/O | A | Potentiometer 0 Terminal B |
| 12 | 14 | POW | I/O | A | Potentiometer 0 Wiper Terminal |
| 13 | 15 | P0A | I/O | A | Potentiometer 0 Terminal A |
| 14 | 16 | V+ | P | - | Analog Positive Potential Supply |
| - | 21 | EP | P | - | Exposed Pad, connect to V- signal or Not Connected (floating). (Note 1) |
| Legend: | $\begin{aligned} & \text { A = Analog } \\ & \text { I = Input } \end{aligned}$ |  | ST = Schmitt Trigge |  | I/O = Input/Output $\quad \mathrm{P}=$ Power |

Note 1: The QFN package has a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device's V - pin.

### 3.1 Positive Power Supply Input ( $\mathrm{V}_{\mathrm{L}}$ )

The $V_{L}$ pin is the device's positive power supply input. The input power supply is relative to DGND and can range from 1.8 V to 5.5 V . A de-coupling capacitor on $\mathrm{V}_{\mathrm{L}}$ (to DGND) is recommended to achieve maximum performance.
While the device's $\mathrm{V}_{\mathrm{L}}<\mathrm{V}_{\text {min }}(2.7 \mathrm{~V})$, the electrical performance of the device may not meet the data sheet specifications.

### 3.2 Serial Clock (SCK)

The SCK pin is the serial interface's Serial Clock pin. This pin is connected to the host controllers SCK pin. The MCP41HVX1 is an SPI slave device, so its SCK pin is an input only pin.

### 3.3 Chip Select (CS)

The $\overline{\mathrm{CS}}$ pin is the serial interface's chip select input. Forcing the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IL}}$ enables the serial commands.

### 3.4 Serial Data In (SDI)

The SDI pin is the serial interfaces Serial Data In pin. This pin is connected to the host controller's SDO pin.

### 3.5 Serial Data Out (SDO)

The SDO pin is the serial interface's Serial Data Out pin. This pin is connected to the host controller's SDI pin.
This pin allows the host controller to read the digital potentiometer registers (Wiper and TCON), or monitor the state of the command error bit.

### 3.6 Wiper Latch (WLAT)

The $\overline{\text { WLAT }}$ pin is used to hold off the transfer of the received wiper value (in the shift register) to the wiper register. This allows this transfer to be synchronized to an external event (such as zero crossing).

### 3.7 Shutdown (SHDN)

The $\overline{\text { SHDN }}$ pin is used to force the resistor network terminals into the hardware shutdown state.

### 3.8 Digital Ground (DGND)

The DGND pin is the device's Digital ground reference.

### 3.9 Not Connected (NC)

This pin is not internally connected to the die. To reduce noise coupling, these pins should be connected to either $V_{L}$ or DGND.

### 3.10 Analog Negative Voltage (V-)

Analog circuitry negative supply voltage. Must not have a higher potential then the DGND pin.

### 3.11 Potentiometer Terminal B

The terminal $B$ pin is connected to the internal potentiometer's terminal B.
The potentiometer's terminal $B$ is the fixed connection to the zero scale wiper value of the digital potentiometer. This corresponds to a wiper value of $0 \times 00$ for both 7-bit and 8-bit devices.
The terminal $B$ pin does not have a polarity relative to the terminal $W$ or $A$ pins. The terminal $B$ pin can support both positive and negative current. The voltage on terminal B must be between $\mathrm{V}+$ and V -.

### 3.12 Potentiometer Wiper (W) Terminal

The terminal $W$ pin is connected to the internal potentiometer's terminal $W$ (the Wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The terminal W pin does not have a polarity relative to terminal's A or B pins. The terminal W pin can support both positive and negative current. The voltage on terminal W must be between $\mathrm{V}+$ and V-.
If the $\mathrm{V}+$ voltage powers up before the $\mathrm{V}_{\mathrm{L}}$ voltage, the Wiper is forced to midscale once the Analog POR voltage is crossed.
If the $\mathrm{V}+$ voltage powers up after the $\mathrm{V}_{\mathrm{L}}$ voltage is greater than the Digital POR voltage, the Wiper is forced to the value in the Wiper Register once the Analog POR voltage is crossed.

### 3.13 Potentiometer Terminal A

The terminal $A$ pin is connected to the internal potentiometer's terminal A.
The potentiometer's terminal $A$ is the fixed connection to the full scale wiper value of the digital potentiometer. This corresponds to a wiper value of $0 x F F$ for 8 -bit devices or 0x7F for 7-bit devices.
The terminal A pin does not have a polarity relative to the terminal $W$ or $B$ pins. The terminal $A$ pin can support both positive and negative current. The voltage on terminal A must be between $\mathrm{V}+$ and V -.

### 3.14 Analog Positive Voltage (V+)

Analog circuitry positive supply voltage. Must have a higher potential then the $V$ - pin.

### 3.15 Exposed Pad (EP)

This pad is only on the bottom of the QFN packages. This pad is conductively connect to the device substrate. The EP pin must be connected to the Vsignal or left floating. This pad could be connected to a PCB heat sink to assist as a heat sink for the device.

### 4.0 FUNCTIONAL OVERVIEW

This data sheet covers a family of two volatile Digital Potentiometer devices that will be referred to as MCP41HVX1.
As the Device Block Diagram shows, there are six main functional blocks. These are:

- Operating Voltage Range
- POR/BOR Operation
- Memory Map
- Control Module
- Resistor Network
- Serial Interface (SPI)

The POR/BOR operation and the Memory Map are discussed in this section and the Resistor Network and SPI operation are described in their own sections. The Device Commands are discussed in Section 7.0.

### 4.1 Operating Voltage Range

The MCP41HVX1 devices have four voltage signals. These are:

- V+ - Analog Power
- $V_{L}$ - Digital Power
- DGND - Digital Ground
- V- - Analog Ground

Figure 4-1 shows the two possible power-up sequences; analog power rails power-up first, or digital power rails power-up first. The device has been designed so that either power rail may power-up first. The device has a POR circuit for both Digital power circuitry and Analog power circuitry.
If the $\mathrm{V}+$ voltage powers-up before the $\mathrm{V}_{\mathrm{L}}$ voltage, the Wiper is forced to midscale once the Analog POR voltage is crossed.
If the $\mathrm{V}+$ voltage powers-up after the $\mathrm{V}_{\mathrm{L}}$ voltage is greater than the Digital POR voltage, the Wiper is forced to the value in the Wiper Register, once the Analog POR voltage is crossed.

Figure 4-2 shows the three cases of the digital power signals ( $\mathrm{V}_{\mathrm{L}} / \mathrm{DGND}$ ) with respect to the analog power signals ( $\mathrm{V}+/ \mathrm{V}$-). The device implement level shifts between the digital and analog power systems, which allows the digital interface voltage to be anywhere in the $\mathrm{V}+$ / V - voltage window.

| Analog Voltage Powers Up First |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Referenced to V - |

FIGURE 4-1: Power-On Sequences.

## MCP41HVX1



### 4.2 POR/BOR Operation

The resister network's devices are powered by the analog power signals ( $\mathrm{V}+/ \mathrm{V}$-), but the digital logic (including the wiper registers) is powered by the digital power signals ( $\mathrm{V}_{\mathrm{L}}$ / DGND). So, both the digital circuitry and analog circuitry have independent POR/BOR circuits.
The wiper position will be forced to the default state when the $\mathrm{V}+$ voltage (relative to V -) is above the analog POR/BOR trip point. The wiper register will be in the default state when the $V_{L}$ voltage (relative to DGND) is above the digital POR/BOR trip point.
The digital-signal-to-analog-signal voltage level shifters require a minimum voltage between the $\mathrm{V}_{\mathrm{L}}$ and V signals. This voltage requirement is below the operating supply voltage specifications. The wiper output may fluctuate while the $\mathrm{V}_{\mathrm{L}}$ voltage is less than the level shifter operating voltage, since the analog values may not reflect the digital value. Output issues may be reduced by powering-up the digital supply voltages to their operating voltage, before powering the analog supply voltage.

### 4.2.1 POWER-ON RESET

Each power system has its own independent Power-on-Reset circuitry. This is done so that regardless of the power-up sequencing of the analog and digital power rails, the wiper output will be forced to a default value after minimum conditions are meet for either power supply.

Table 4-1 shows the interaction between the analog and digital PORs for the $\mathrm{V}+$ and $\mathrm{V}_{\mathrm{L}}$ voltages on the wiper pin state.

TABLE 4-1: WIPER PIN STATE BASED ON POR CONDITIONS

| $\mathbf{V}_{\mathbf{L}}$ Voltage | $\mathbf{V}+$ Voltage |  |  |
| :--- | :---: | :---: | :--- |
|  | $\mathbf{V}+<$ <br> $\mathbf{V}_{\text {APOR }}$ | $\mathbf{V}+\geq$ <br> $\mathbf{V}_{\text {APOR }}$ |  |
| $\mathbf{V}_{\mathbf{L}}<\mathbf{V}_{\text {DPOR }}$ | Unknown | Mid-Scale |  |
| $\mathbf{V}_{\mathbf{L}} \geq \mathbf{V}_{\text {DPOR }}$ | Unknown | Wiper <br> Register <br> Value (1) | Wiper Register <br> can be updated |

Note 1: Default POR state of the Wiper Register value is the Mid-Scale value.

### 4.2.1.1 Digital Circuitry

The Digital Power-on Reset (DPOR) is the case where the device's $\mathrm{V}_{\mathrm{L}}$ signal has power applied (referenced from DGND) and the voltage rises above the trip point. The Brown-out Reset (BOR) occurs when a device had power applied to it, and the voltage drops below the trip point.
The device's RAM retention voltage ( $\mathrm{V}_{\text {RAM }}$ ) is lower than the $\mathrm{POR} / \mathrm{BOR}$ voltage trip point $\left(\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}\right)$. The maximum $V_{P O R} / V_{B O R}$ voltage is less then 1.8 V .
When the device powers up, the device $V_{L}$ will cross the $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ voltage. Once the $\mathrm{V}_{\mathrm{L}}$ voltage crosses the $V_{P O R} / V_{B O R}$ voltage, the following happens:

- Volatile wiper registers are loaded with the POR/ BOR value
- The TCON registers are loaded with the default values
- The device is capable of digital operation

Table 4-2 shows the default POR/BOR Wiper Register Setting Selection.
When $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}<\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$, the electrical performance may not meet the data sheet specifications. In this region, the device is capable of incrementing, decrementing, reading and writing to its volatile memory if the proper serial command is executed.

TABLE 4-2: DEFAULT POR/BOR WIPER REGISTER SETTING (DIGITAL)

| Typical $\mathrm{R}_{\mathrm{AB}}$ Value |  | Default POR Wiper Register Setting | Device Resolution | Wiper Code |
| :---: | :---: | :---: | :---: | :---: |
| $5.0 \mathrm{k} \Omega$ | -502 | Mid-scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| 10.0 k | -103 | Mid-scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| 50.0 k ת | -503 | Mid-scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| $100.0 \mathrm{k} \Omega$ | -104 | Mid-scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |

Note 1: Register setting independent of Analog power voltage.

### 4.2.1.2 Analog Circuitry

The Analog Power-on Reset (APOR) is the case where the device's $\mathrm{V}+$ pin voltage has power applied (referenced from V -) and the $\mathrm{V}+$ pin voltage rises above the trip point.
Once the $V_{L}$ pin voltage exceeds the digital POR trip point voltage, the Wiper Register will control the wiper setting.
Table 4-3 shows the default POR/BOR Wiper Setting for when the $\mathrm{V}_{\mathrm{L}}$ pin is not powered (< digital POR trip point).

TABLE 4-3: DEFAULT POR/BOR WIPER SETTING (ANALOG)

| Typical $\mathrm{R}_{\mathrm{AB}}$ Value |  | Default POR Wiper Setting | Device Resolution |
| :---: | :---: | :---: | :---: |
| $5.0 \mathrm{k} \Omega$ | -502 | Mid-scale | 8-bit |
|  |  |  | 7-bit |
| 10.0 k | -103 | Mid-scale | 8-bit |
|  |  |  | 7-bit |
| $50.0 \mathrm{k} \Omega$ | -503 | Mid-scale | 8-bit |
|  |  |  | 7-bit |
| $100.0 \mathrm{k} \Omega$ | -104 | Mid-scale | 8-bit |
|  |  |  | 7-bit |

Note 1: Wiper setting is dependent on the Wiper Register value if the $V_{L}$ voltage is greater than the digital POR voltage.


Note: When $V_{L}$ is above $\mathrm{V}+$ (floating), the $\mathrm{V}_{\mathrm{L}}$ pin ESD clamping diode will cause the $\mathrm{V}+$ level to be pulled up.
FIGURE 4-3: $\quad D G N D, V_{L}, V+$, and $V$ - Signal Waveform Examples.

### 4.2.2 BROWN-OUT RESET

Each power system has its own independent Brown-Out-Reset circuitry. This is done so that regardless of the power-down sequencing of the analog and digital power rails, the wiper output will be forced to a default value after the low voltage conditions are meet for either power supply.

Table 4-4 shows the interaction between the analog and digital BORs for the $\mathrm{V}+$ and $\mathrm{V}_{\mathrm{L}}$ voltages on the wiper pin state.

TABLE 4-4: WIPER PIN STATE BASED ON BOR CONDITIONS

| $\mathbf{V}_{\mathbf{L}}$ Voltage | $\mathbf{V +}$ Voltage |  |  |
| :--- | :---: | :---: | :--- |
|  | $\mathbf{V}+<$ <br> $\mathbf{V}_{\mathrm{ABOR}}$ | $\mathbf{V}+\geq$ <br> $\mathbf{V}_{\mathrm{ABOR}}$ |  |
|  | Unknown | Mid-Scale |  |
| $\mathbf{V}_{\mathbf{L}} \geq \mathbf{V}_{\mathrm{DBOR}}$ | Unknown | Wiper <br> Register <br> Value (1) | Wiper Register <br> can be updated |

Note 1: Default POR state of the Wiper Register value is the Mid-Scale value.

### 4.2.2.1 Digital Circuitry

When the device's digital power supply powers down, the device $\mathrm{V}_{\mathrm{L}}$ pin voltage will cross the digital $\mathrm{V}_{\mathrm{DPOR}} /$ $V_{\text {DBOR }}$ voltage.
Once the $V_{L}$ voltage decreases below the $V_{\text {DPOR }} /$ $V_{\text {DBOR }}$ voltage, the following happens:

- Serial Interface is disabled

If the $V_{L}$ voltage decreases below the $V_{\text {RAM }}$ voltage the following happens:

- Volatile wiper registers may become corrupted
- TCON registers may become corrupted

Section 4.2.1, Power-on Reset describes what occurs as the voltage recovers above the $\mathrm{V}_{\mathrm{DPOR}} /$ $V_{\text {DBOR }}$ voltage.
Serial commands not completed due to a brown-out condition may cause the memory location to become corrupted.
The brown-out circuit establishes a minimum $\mathrm{V}_{\mathrm{DBOR}}$ threshold for operation ( $\mathrm{V}_{\mathrm{DBOR}}<1.8 \mathrm{~V}$ ). The digital BOR voltage ( $V_{\text {DBOR }}$ ) is higher then the RAM retention voltage ( $\mathrm{V}_{\mathrm{RAM}}$ ) so that as the device voltage crosses the digital BOR threshold, the value that is loaded into the volatile wiper register is not corrupted, due to RAM retention issues.

When $\mathrm{V}_{\mathrm{L}}<\mathrm{V}_{\mathrm{DBOR}}$, all communications are ignored and potentiometer terminals are forced to the analog BOR state.

Whenever $\mathrm{V}_{\mathrm{L}}$ transitions from $\mathrm{V}_{\mathrm{L}}<\mathrm{V}_{\mathrm{DBOR}}$ to $\mathrm{V}_{\mathrm{L}}>$ $V_{\text {DBOR }}$, (a POR event) the Wiper's POR/BOR value is latched into the Wiper Register and the volatile TCON register is forced to the POR/BOR state.

When $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}}$, the device is capable of digital operation.
Table 4-5 shows the digital potentiometer's level of functionality across the entire $\mathrm{V}_{\mathrm{L}}$ range, while Figure 44 illustrates the Power-up and Brown-out functionality.

### 4.2.2.2 Analog Circuitry

The Analog Brown-Out-Reset (ABOR) is the case where the device's $\mathrm{V}+$ pin has power applied (referenced from V -) and the $\mathrm{V}+$ pin voltage drops below the trip point. In this case, the resistor network terminals pins can become an unknown state.

## TABLE 4-5: DEVICE FUNCTIONALITY AT EACH V V REGION

| $\mathrm{V}_{\mathrm{L}}$ Level | V+ / V- Level | Serial Interface | Potentiometer <br> Terminals (2) | Wiper |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Register Setting | Output (2) |  |
| $\mathrm{V}_{\mathrm{L}}<\mathrm{V}_{\text {DBOR }}<1.8 \mathrm{~V}$ | Valid Range | Ignored | "unknown" | Unknown | Invalid |  |
|  | Invalid Range | Ignored | "unknown" | Unknown | Invalid |  |
| $\mathrm{V}_{\mathrm{DBOR}} \leq \mathrm{V}_{\mathrm{L}}<1.8 \mathrm{~V}$ | Valid Range | "Unknown" | connected | Volatile wiper Register initialized | Valid | The volatile registers are forced to the POR/BOR state when $\mathrm{V}_{\mathrm{L}}$ transitions above the $V_{\text {DPOR }}$ trip point |
|  | Invalid Range | "Unknown" | connected |  | Invalid |  |
| $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$ | Valid Range | Accepted | connected | Volatile wiper Register determines Wiper Setting | Valid |  |
|  | Invalid Range | Accepted | connected |  | Invalid |  |

Note 1: For system voltages below the minimum operating voltage, it is recommended to use a voltage supervisor to hold the system in reset. This ensures that MCP41HVX1 commands are not attempted out of the operating range of the device.
2: Assumes that $\mathrm{V}+>\mathrm{V}_{\mathrm{APOR}}$.


FIGURE 4-4: Power-up and Brown out - V+ / V- at Normal Operating Voltage.

### 4.3 Control Module

The control module controls the following functionality:

- Shutdown
- Wiper Latch


### 4.3.1 SHUTDOWN

The MCP41HVX1 has two methods to disconnect the terminal's pins (POA, POW, and POB) from the resistor network. These are:

- Hardware Shutdown pin ( $\overline{\mathrm{SHDN}}$ )
- Terminal Control Register (TCON)


### 4.3.1.1 Hardware Shutdown Pin Operation

The $\overline{\text { SHDN }}$ pin has the same functionality as Microchip's family of standard voltage devices. When the $\overline{\text { SHDN }}$ pin is low, the POA terminal will disconnect (become open) while the POW terminal simultaneously connect to the POB terminal (see Figure 4-5).

Note: When the $\overline{\text { SHDN }}$ pin is Active $\left(\mathrm{V}_{\mathrm{IL}}\right)$, the state of the TCON register bits is overridden (ignored). When the state of the $\overline{\text { SHDN }}$ pin returns to the Inactive state $\left(\mathrm{V}_{I H}\right)$, the TCON register bits return to controlling the terminal connection state. That is the value in the TCON register is not corrupted

The Hardware Shutdown pin mode does not corrupt the Volatile Wiper Register. So when Shutdown is exited, the device returns to the Wiper setting specified by the Volatile Wiper value. See Section 5.7 for additional description details.

Note: When the $\overline{\text { SHDN }}$ pin is active, the Serial Interface is not disabled, and serial interface activity is executed.


FIGURE 4-5: Hardware Shutdown
Resistor Network Configuration.

### 4.3.1.2 Terminal Control Register

The Terminal Control (TCON) register allows the device's terminal pins to be independently removed from the application circuit. These terminal control settings do not modify the wiper setting values. Also this has no effect on the serial interface and the memory/wipers are still under full user control.
The resistor network has four TCON bits associated with it. One bit for each terminal (A, W, and B) and one to have a software configuration that matches the configuration of the $\overline{\text { SHDN }} \mathrm{pin}$. These bits are named ROA, ROW, ROB, and ROHW. Register 4-1 describes the operation of the ROHW, ROA, ROB, and ROW bits.
Note: When the ROHW bit forces the resistor network into the hardware $\overline{\text { SHDN }}$ state, the state of the TCON register ROA, ROW, and ROB bits is overridden (ignored). When the state of the ROHW bit no longer forces the resistor network into the hardware SHDN state, the TCON register ROA, ROW, and ROB bits return to controlling the terminal connection state. That is, the ROHW bit does not corrupt the state of the ROA, ROW, and ROB bits.
Figure 4-6 shows how the $\overline{\mathrm{SHDN}}$ pin signal and the ROHW bit signal interact to control the hardware shutdown of each resistor network (independently).

FIGURE 4-6: ROHW bit and $\overline{\text { SHDN }}$ pin Interaction.


## MCP41HVX1

### 4.3.2 WIPER LATCH

The wiper latch pin is used to control when the new wiper value in the Wiper register is transferred to the wiper. This is useful for applications that need to synchronize the wiper updates. This may be for synchronization to an external event, such as zero crossing, or to synchronize the update of multiple digital potentiometers.
When the WLAT pin is high, transfers from the Wiper register to the Wiper are inhibited. When the WLAT pin is low, transfers may occur from the Wiper register to the Wiper. Figure 4-7 shows the interaction of the WLAT pin and the loading of the Wiper.
If the external event crossing time is long, then the wiper could be updated the entire time that the WLAT signal is low. Once the WLAT signal goes high, the transfer from the Wiper register is disabled. The Wiper register can continue to be updated. Only the $\overline{\mathrm{CS}}$ pin is used to enable/disable serial commands.
If the application does not require synchronized Wiper register updates, then the WLAT pin should be tied low.

Note 1: This feature only inhibits the data transfer from the Wiper register to the Wiper.
2: When the WLAT pin becomes active, data transferred to the Wiper will not be corrupted due to the Wiper Register Buffer getting loaded from an active SPI command.

### 4.3.3 DEVICE CURRENT MODES

There are two current modes for Volatile devices. These are:

- Serial Interface Inactive (Static Operation)
- Serial Interface Active

For the SPI interface, Static Operation occurs when the $\overline{\mathrm{CS}}$ pin is at the $\mathrm{V}_{\mathrm{IH}}$ voltage and the SCK pin is static (High or Low).


FIGURE 4-7: $\overline{\text { WLAT }}$ Interaction with Wiper During Serial Communication - (SPI Mode 1,1).

### 4.4 Memory Map

The device memory supports 16 locations that are 8bits wide ( $16 \times 8$ bits). This memory space contains only volatile locations (see Table 4-7).

### 4.4.1 VOLATILE MEMORY (RAM)

There are two volatile memory locations. These are:

- Volatile Wiper 0
- Terminal Control (TCONO) Register 0

The volatile memory starts functioning at the RAM retention voltage ( $\mathrm{V}_{\mathrm{RAM}}$ ). The POR/BOR Wiper code is shown in Table 4-6.
Table 4-7 shows this memory map and which serial commands operate (and don't) on each of these locations.
Accessing an "invalid" address (for that device) or an invalid command for that address will cause an error condition (CMDERR) on the serial interface.

TABLE 4-6: WIPER POR STANDARD

## SETTINGS

| Resistance <br> Code | Typical <br> $\mathbf{R}_{\text {AB }}$ Value | Default <br> POR Wiper <br> Setting | Wiper <br> Code |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  | 8-bit | 7-bit |
| -502 | $5.0 \mathrm{k} \Omega$ | Mid scale | 7Fh | 3Fh |
| -103 | $10.0 \mathrm{k} \Omega$ | Mid scale | 7Fh | 3Fh |
| -503 | $50.0 \mathrm{k} \Omega$ | Mid scale | 7Fh | 3Fh |
| -104 | $100.0 \mathrm{k} \Omega$ | Mid scale | 7Fh | 3Fh |

### 4.4.1.1 Write to Invalid (Reserved) Addresses

Any write to a reserved address will be ignored and will generate an error condition. To exit the error condition, the user must take the $\overline{\mathrm{CS}}$ pin to the $\mathrm{V}_{\mathrm{IH}}$ level and then back to the active state ( $\mathrm{V}_{\mathrm{IL}}$ ).

TABLE 4-7: MEMORY MAP AND THE SUPPORTED COMMANDS

| Address | Function | Allowed Commands | Disallowed Commands ${ }^{(1)}$ | Memory Type |
| :---: | :--- | :---: | :---: | :---: |
| 00 h | Volatile Wiper 0 | Read, Write, <br> Increment, Decrement | - | RAM |
| 01h - 03h | Reserved | none | Read, Write, <br> Increment, Decrement | - |
| 04 h | Volatile <br> TCON Register | Read, Write | Increment, Decrement | RAM |
| 05h - 0Fh | Reserved | none | Read, Write, <br> Increment, Decrement | - |

Note 1: This command on this address will generate an error condition. To exit the error condition, the user must take the $\overline{\mathrm{CS}}$ pin to the $\mathrm{V}_{\mathrm{IH}}$ level and then back to the active state $\left(\mathrm{V}_{\mathrm{IL}}\right)$.

### 4.4.1.2 Terminal Control (TCON) Registers

The Terminal Control (TCON) Register contains 4 control bits for Wiper 0. Register 4-1 describes each bit of the TCON register.
The state of each resistor network terminal connection is individually controlled. That is, each terminal connection ( $\mathrm{A}, \mathrm{B}$ and W ) can be individually connected/ disconnected from the resistor network. This allows the system to minimize the currents through the digital potentiometer.

The value that is written to this register will appear on the resistor network terminals when the serial command has completed.
On a POR/BOR, these registers are loaded with FFh, for all terminals connected. The host controller needs to detect the POR/BOR event and then update the volatile TCON register values.

REGISTER 4-1: TCONO BITS ( 1 ) (CONTINUED)

| R-1 | R-1 | R-1 | R-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | R0HW | R0A | R0W | R0B |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $\mathrm{x}=$ Bit is unknown

bit 7:4 D7-D4: Reserved. Forced to " 1 "
bit 3 ROHW: Resistor 0 Hardware Configuration Control bit
This bit forces Resistor 0 into the "shutdown" configuration of the Hardware pin
$1=$ Resistor 0 is NOT forced to the hardware pin "shutdown" configuration
$0=$ Resistor 0 is forced to the hardware pin "shutdown" configuration
bit 2 ROA: Resistor 0 Terminal A (POA pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Terminal A to the Resistor 0 Network
$1=\mathrm{POA}$ pin is connected to the Resistor 0 Network
$0=$ POA pin is disconnected from the Resistor 0 Network
bit 1 ROW: Resistor 0 Wiper (POW pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Wiper to the Resistor 0 Network
$1=$ POW pin is connected to the Resistor 0 Network
$0=$ POW pin is disconnected from the Resistor 0 Network
bit $0 \quad$ ROB: Resistor 0 Terminal B (POB pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Terminal B to the Resistor 0 Network
$1=\mathrm{POB}$ pin is connected to the Resistor 0 Network
$0=$ POB pin is disconnected from the Resistor 0 Network
Note 1: These bits do not affect the wiper register values.
2: The hardware $\overline{\text { SHDN }}$ pin (when active) overrides the state of these bits. When the $\overline{\text { SHDN }}$ pin returns to the inactive state, the TCON register will control the state of the terminals. The SHDN pin does not modify the state of the TCON bits.

### 5.0 RESISTOR NETWORK

The Resistor Network has either 7-bit or 8-bit resolution. Each Resistor Network allows zero scale to full-scale connections. Figure 5-1 shows a block diagram for the resistive network of a device. The Resistor network has up to three external connections. These are referred to as Terminal A, Terminal B, and the Wiper (or Terminal W).
The Resistor Network is made up of several parts. These include:

- Resistor Ladder Module
- Wiper
- Shutdown Control (Terminal Connections)

Terminal $A$ and $B$ as well as the Wiper $W$ do not have a polarity. These terminals can support both positive and negative current.


Note 1: The wiper resistance is dependent on several factors including wiper code, device $\mathrm{V}+$ voltage, terminal voltages (on $A, B$ and $W$ ), and temperature.
Also for the same conditions, each tap selection resistance has a small variation. This $R_{W}$ variation has greater effect on some specifications (such as INL) for the smaller resistance devices ( $5.0 \mathrm{k} \Omega$ ) compared to larger resistance devices ( $100.0 \mathrm{k} \Omega$ ).

### 5.1 Resistor Ladder Module

The $R_{A B}$ resistor ladder is composed of the series of equal value Step resistors ( $\mathrm{R}_{\mathrm{S}}$ ) and the Full-Scale ( $\mathrm{R}_{\mathrm{FS}}$ ) and Zero-Scale ( $\mathrm{R}_{\mathrm{ZS}}$ ) resistances:

$$
R_{A B}=R_{Z S}+n^{*} R_{S}+R_{F S}
$$

Where " $n$ " is determined by the resolution of the device. The $R_{F S}$ and $R_{Z S}$ resistances are discussed in Section 5.1.3.

There is a connection point (tap) between each $\mathrm{R}_{\mathrm{S}}$ resistor. Each tap point is a connection point for an analog switch. The opposite side of the analog switch is connected to a common signal which is connected to the Terminal W (Wiper) pin (see Section 5.2).
Figure 5-1 shows a block diagram of the Resistor Network. The $R_{A B}$ (and $R_{S}$ ) resistance has small variations over voltage and temperature.
The end points of the resistor ladder are connected to analog switches, which are connected to the device Terminal A and Terminal B pins. In the ideal case, these switches would have $0 \Omega$ of resistance, that is $R_{F S}=R_{Z S}=0 \Omega$. This will also be referred as the Simplified model.
For an 8-bit device, there are 255 resistors in a string between Terminal A and Terminal B. The wiper can be set to tap onto any of these 255 resistors, thus providing 256 possible settings (including Terminal A and Terminal B). A wiper setting of 00h connects Terminal W (wiper) to Terminal B (Zero Scale). A wiper setting of 7Fh is the Mid-scale setting. A wiper setting of FFh connects Terminal W (wiper) to Terminal A (Full Scale). Table 5-2 illustrates the full wiper setting map.
For a 7-bit device, there are 127 resistors in a string between Terminal A and Terminal B. The wiper can be set to tap onto any of these 127 resistors, thus providing 128 possible settings (including Terminal A and Terminal B). A wiper setting of 00h connects Terminal W (wiper) to Terminal B (Zero Scale). A wiper setting of 3Fh is the Mid-scale setting. A wiper setting of 7Fh connects the wiper to Terminal A (Full Scale). Table 5-2 illustrates the full wiper setting map.

### 5.1.1 $\quad \mathrm{R}_{\mathrm{AB}}$ CURRENT ( $\left.\mathrm{I}_{\mathrm{RAB}}\right)$

The current through the $R_{A B}$ resistor ( $A$ pin to $B$ pin) is dependent on the voltage on the $V_{A}$ and $V_{B}$ pins and the $\mathrm{R}_{\mathrm{AB}}$ resistance.

EQUATION 5-1: $\quad \mathbf{R}_{\mathrm{AB}}$

$$
R_{A B}=R_{Z S}+\left(n * R_{S}\right)+R_{F S}=\frac{\left|\left(V_{A}-V_{B}\right)\right|}{\left(I_{R A B}\right)}
$$

$V_{A}$ is the voltage on the $V_{A}$ pin.
$V_{B}$ is the voltage on the $V_{B}$ pin.
$I_{R A B}$ is the current into the $V_{\text {REF }}$ pin.

FIGURE 5-1: Resistor Block Diagram.

## MCP41HVX1

### 5.1.2 STEP RESISTANCE (R $\left.\mathrm{R}_{\mathrm{S}}\right)$

Step resistance $\left(\mathrm{R}_{\mathrm{S}}\right)$ is the resistance from one tap setting to the next. This value will be dependent on the $R_{A B}$ value that has been selected (and the full scale and zero scale resistances). The $R_{S}$ resistors are manufactured so that they should be very consistent with each other, and track each other's values as voltage and/or temperature change.

Equation 5-2 shows the simplified and detailed equations for calculating the $R_{S}$ value. The simplified equation assumes $R_{F S}=R_{Z S}=0 \Omega$. Table 5-1 shows example step resistance calculations for each device, and the variation of the detailed model ( $\mathrm{R}_{\mathrm{FS}} \neq 0 \Omega$; $R_{Z S} \neq 0 \Omega$ ) from the simplified model ( $R_{F S}=R_{Z S}=0 \Omega$ ). As the $R_{A B}$ resistance option increases, the effects of the $R_{Z S}$ and $R_{F S}$ resistance decreases.
The total resistance of the device has minimal variation due to operating voltage (see device characterization graphs).
Equation 5-2 shows calculations for the step resistance.

## EQUATION 5-2: $\quad R_{S}$ CALCULATION

Simplified Model (assumes $\mathbf{R}_{\text {FS }}=\mathbf{R}_{\text {Zs }}=0 \Omega$ )

$$
\begin{aligned}
R_{A B}=\left(n * R_{S}\right) & \Gamma--\overline{8-b i t} \neg--\overline{7-b i t}- \\
R_{S}=\frac{R_{A B}}{n} & \left|R_{S}=\frac{R_{A B}}{255} \quad\right| R_{S}=\frac{R_{A B}}{127}
\end{aligned}
$$

## Detailed Model

$$
\begin{gathered}
R_{A B}=R_{F S}+\left(n * R_{S}\right)+R_{Z S} \\
R_{S}=\frac{R_{A B}-R_{F S}-R_{Z S}}{n}
\end{gathered}
$$

or

$$
R_{S}=\frac{\frac{\left(V_{F S}-V_{Z S}\right)}{n}}{\mathrm{I}_{\mathrm{AB}}}
$$

Where:
"n" = 255 (8-bit) or 127 (7-bit)
$V_{F S}$ is the wiper voltage at Full-Scale code
$V_{Z S}$ is the wiper voltage at Zero-Scale code $\mathrm{I}_{\mathrm{AB}}$ is the current between Terminal A and Terminal B

TABLE 5-1: EXAMPLE STEP RESISTANCES ( $\mathrm{R}_{\mathrm{S}}$ ) CALCULATIONS

| Example Resistance ( $\Omega$ ) |  |  |  |  | $\begin{aligned} & \text { Variation } \\ & \%(1) \end{aligned}$ | Resolution | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}_{\text {AB }}$ | $\mathrm{R}_{\text {ZS }}{ }^{(3)}$ | $\mathrm{R}_{\mathrm{FS}}{ }^{(3)}$ | $\mathbf{R}_{\mathbf{S}}$ |  |  |  |  |
|  |  |  | Equation | Value |  |  |  |
| 5,000 | 0 | 0 | 5,000 / 127 | 39.37 | 0 | $\begin{aligned} & \hline \text { 7-bit } \\ & \left(127 R_{S}\right) \end{aligned}$ | Simplified Model ( 2 ) |
|  | 80 | 60 | 4,860 / 127 | 38.27 | -2.80 |  |  |
|  | 0 | 0 | 5,000 / 255 | 19.61 | 0 | 8-b | Simplified Model ( 2 ) |
|  | 80 | 60 | 4,860 / 255 | 19.06 | -2.80 | (255 RS) |  |
| 10,000 | 0 | 0 | 10,000 / 127 | 78.74 | 0 | $\begin{aligned} & \text { 7-bit } \\ & \left(127 R_{S}\right) \end{aligned}$ | Simplified Model ( ${ }^{\text {2 }}$ ) |
|  | 80 | 60 | 9,860 / 127 | 77.64 | -1.40 |  |  |
|  | 0 | 0 | 10,000 / 255 | 39.22 | 0 |  | Simplified Model ( 2 ) |
|  | 80 | 60 | 9,860 / 255 | 38.67 | -1.40 | (255 R ${ }_{\text {S }}$ ) |  |
| 50,000 | 0 | 0 | 50,000 / 127 | 393.70 | 0 | $\begin{aligned} & \text { 7-bit } \\ & \left(127 R_{S}\right) \end{aligned}$ | Simplified Model ( 2 ) |
|  | 80 | 60 | 49,860 / 127 | 392.60 | -0.28 |  |  |
|  | 0 | 0 | 50,000 / 255 | 196.08 | 0 | 8-bit | Simplified Model ( 2 ) |
|  | 80 | 60 | 49,860 / 255 | 195.53 | -0.28 | (255 R ${ }_{\text {S }}$ ) |  |
| 100,000 | 0 | 0 | 100,000 / 127 | 787.40 | 0 | 7-bit | Simplified Model ( 2 ) |
|  | 80 | 60 | 99,860 / 127 | 786.30 | -0.14 | (127 R ${ }_{\text {S }}$ ) |  |
|  | 0 | 0 | 100,000 / 255 | 392.16 | 0 | 8-bit | Simplified Model ( 2 ) |
|  | 80 | 60 | 99,860 / 255 | 391.61 | -0.14 | (255 R ${ }_{\text {S }}$ ) |  |

Note 1: Delta \% from Simplified Model $R_{S}$ calculation value:
2: Assumes $R_{F S}=R_{Z S}=0 \Omega$.
3: Zero-Scale ( $\mathrm{R}_{\mathrm{ZS}}$ ) and Full-Scale ( $\mathrm{R}_{\mathrm{FS}}$ ) resistances are dependent on many operational characteristics of the device, including the $\mathrm{V}+/ \mathrm{V}$ - voltage, the voltages on the $\mathrm{A}, \mathrm{B}$ and W terminals, the wiper code selected, the $R_{A B}$ resistance, and the temperature of the device.

### 5.1.3 $\quad R_{F S}$ AND R RS RESISTORS

The $R_{F S}$ and $R_{Z S}$ resistances are artifacts of the $R_{A B}$ resistor network implementation. In the ideal model, the $R_{F S}$ and $R_{Z S}$ resistances would be $0 \Omega$. These resistors are included in the block diagram to help better model the actual device operation. Equation 5-3 shows how to estimate the $R_{S}, R_{F S}$, and $R_{Z S}$ resistances, based on the measured voltages of $\mathrm{V}_{\text {REF }}, \mathrm{V}_{\mathrm{FS}}$, and $\mathrm{V}_{\mathrm{ZS}}$ and the measured current lVREF.
EQUATION 5-3: ESTIMATING $\mathbf{R}_{\mathbf{S}}, \mathrm{R}_{\mathrm{FS}}$, AND R ${ }_{\text {zs }}$

$$
\begin{aligned}
\mathrm{R}_{\mathrm{FS}} & =\frac{\left|\left(\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{FS}}\right)\right|}{\left(_{\mathrm{RAB}}\right)} \\
\mathrm{R}_{\mathrm{ZS}} & =\frac{\left|\left(\mathrm{V}_{\mathrm{ZS}}-V_{\mathrm{B}}\right)\right|}{\left(l_{\mathrm{RAB}}\right)} \\
\mathrm{R}_{\mathrm{S}} & =\frac{\mathrm{V}_{\mathrm{S}}}{\left(l_{\mathrm{RAB}}\right)}
\end{aligned}
$$

Where:

$$
\begin{array}{ll}
V_{S}=\frac{\left(V_{F S}-V_{Z S}\right)}{255} & \text { (8-bit device) } \\
V_{S}=\frac{\left(V_{F S}-V_{Z S}\right)}{127} & \text { (7-bit device) }
\end{array}
$$

$\mathrm{V}_{\mathrm{FS}}$ is the $\mathrm{V}_{\mathrm{W}}$ voltage when the wiper code is at full-scale.
$\mathrm{V}_{\mathrm{Zs}}$ is the $\mathrm{V}_{\mathrm{W}}$ voltage when the wiper code is at zero-scale.

### 5.2 Wiper

The wiper terminal is connected to an analog switch mux, where one side of all the analog switches are connected together, the W terminal. The other side of each analog switch is connected to one of the taps of the $R_{A B}$ resistor string (see Figure 5-1).
The value in the volatile wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder. The wiper register is 8 -bits wide, and Table 5-2 shows the wiper value state for both 7-bit and 8-bit devices.
The wiper resistance $\left(R_{W}\right)$ is the resistance of the selected analog switch in the analog mux. This resistance is dependent on many operational characteristics of the device, including the $\mathrm{V}+/ \mathrm{V}$ - voltage, the voltages on the $\mathrm{A}, \mathrm{B}$ and W terminals, the wiper code selected, the $\mathrm{R}_{\mathrm{AB}}$ resistance, and the temperature of the device.
When the wiper value is at zero scale (00h), the Wiper is connected closest to the B terminal. When the wiper value is at full scale (FFh for 8-bit, 7Fh for 7-bit), the Wiper is connected closest to the A terminal.
A zero-scale wiper value connects the W terminal (wiper) to the B terminal (wiper $=00 \mathrm{~h}$ ). A full-scale wiper value connects the W terminal (wiper) to the A terminal (wiper $=$ FFh (8-bit), or wiper $=7$ Fh (7-bit)). In these configurations, the only resistance between the terminal W and the other terminal ( A or B ) is that of the analog switches.

TABLE 5-2: VOLATILE WIPER VALUE VS. WIPER POSITION

| Wiper Setting |  | Properties |
| :---: | :---: | :--- |
| 7-bit | 8-bit |  |
| 7Fh | FFh | Full Scale (W = A), <br> Increment commands ignored |
| 7Eh - <br> 40h | FEh - <br> 80 h | $\mathrm{~W}=\mathrm{N}$ |
| 3Fh | 7Fh | $\mathrm{W}=\mathrm{N}$ (Mid Scale) |
| 3Eh - <br> 01h | 7Eh - <br> 01 h | $\mathrm{~W}=\mathrm{N}$ |
| 00h | 00 h | Zero Scale (W = B) <br> Decrement command ignored |

### 5.2.1 WIPER RESISTANCE ( $\mathrm{R}_{\mathrm{W}}$ )

Wiper resistance is significantly dependent on:

- The Resistor Network's Supply Voltage ( $\mathrm{V}_{\mathrm{RN}}$ )
- The Resistor Network's Terminal (A, B, and W) Voltages
- Switch leakage (occurs at higher temperatures)
- IW current

Figure 5-2 show the wiper resistance characterization data for all four $R_{A B}$ resistances and temperatures. Each $R_{A B}$ resistance determined the maximum wiper current based on worst case conditions $\mathrm{R}_{\mathrm{AB}}=\mathrm{R}_{\mathrm{AB}}$ maximum and at full scale code, $\mathrm{V}_{\mathrm{BW}} \sim=\mathrm{V}+$ (but not exceeding $V+$ ). The $\mathrm{V}+$ targets were $10 \mathrm{~V}, 20 \mathrm{~V}$, and 36 V . What this graph shows is that at higher $\mathrm{R}_{\mathrm{AB}}$ resistances ( $50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ ) and at the highest temperature ( $+125^{\circ} \mathrm{C}$ ), the analog switch leakage causes a increase in the measured result of $R_{W}$. Where $R_{W}$ is measured in a rheostat configuration with $R_{W}=\left(V_{B W}-\right.$ $\left.V_{B A}\right) / I_{B W}$.


FIGURE 5-2: $\quad R_{W}$ Resistance vs $R_{A B}$, Wiper Current ( $I_{W}$ ), Temperature and Wiper Code.

Since there is minimal variation of the total device resistance ( $\mathrm{R}_{\mathrm{AB}}$ ) over voltage, at a constant temperature (see device characterization graphs), the change in wiper resistance over voltage can have a significant impact on the $R_{I N L}$ and $R_{D N L}$ errors.

### 5.2.2 POTENTIOMETER CONFIGURATION

In a potentiometer configuration, the wiper resistance variation does not effect the output voltage seen on the W pin and therefore is not a significant source of error.

### 5.2.3 RHEOSTAT CONFIGURATION

In a rheostat configuration, the wiper resistance variation creates nonlinearity in the $\mathrm{R}_{\mathrm{BW}}$ (or $\mathrm{R}_{\mathrm{AW}}$ ) value. The lower the nominal resistance ( $\mathrm{R}_{\mathrm{AB}}$ ), the greater the possible relative error. Also a change in voltage needs to be taken into account. For the $5.0 \mathrm{k} \Omega$ device the maximum wiper resistance at 5.5 V is approximately $6 \%$ of the total resistance, while at 2.7 V it is approximately $6.5 \%$ of the total resistance.

### 5.2.4 LEVEL SHIFTERS (DIGITAL TO ANALOG)

Since the digital logic may operate anywhere within the analog power range, level shifters are present so that the digital signals control the analog circuitry. This level shifter logic is relative to the V - and $\mathrm{V}_{\mathrm{L}}$ voltages. A delta voltage of 2.7 V between $\mathrm{V}_{\mathrm{L}}$ and V - is required for the serial interface to operate at the maximum specified frequency.

### 5.3 Terminal Currents

The terminal currents are limited by several factors, including the $R_{A B}$ resistance ( $R_{S}$ resistance). The maximum current occurs when the wiper is at either the zero-scale ( $\mathrm{I}_{\mathrm{BW}}$ ) or full-scale ( $\mathrm{I}_{\mathrm{AW}}$ ) code. In this case, the current is only going through the analog switches (see $I_{T}$ specification in Electrical Characteristics). When the current passes through at least one $\mathrm{R}_{\mathrm{S}}$ resistive element, then the maximum terminal current $\left(I_{T}\right)$ has a different limit. The current through the $R_{A B}$ resistor is limited by the $R_{A B}$ resistance. The worst case (max current) occurs when the resistance is at the minimum $R_{A B}$ value.
Higher current capabilities allow a greater delta voltage between the desired terminals for a given resistance. This also allows a more usable range of wiper code val-
ues, without violating the maximum terminal current specification. Table $5-3$ shows resistance and current calculations based on the $R_{A B}$ resistance ( $R_{S}$ resistance) for a system that supports $\pm 18 \mathrm{~V}$ ( $\Delta 36 \mathrm{~V}$ ). In Rheostat configuration, the minimum wiper-code value is shown (for $V_{B W}=36 \mathrm{~V}$ ). As the $\mathrm{V}_{\mathrm{BW}}$ voltage decreases, the minimum wiper-code value also decreases. Using a wiper code less then this value will cause the maximum terminal current $\left(\mathrm{l}_{\mathrm{T}}\right)$ specification to be violated.

Note: For high terminal-current applications, it is recommended that proper PCB layout techniques be used to address the thermal implications of this high current. The QFN package has better thermal properties than the TSSOP package.

TABLE 5-3: TERMINAL (WIPER) CURRENT AND WIPER SETTINGS ( $\mathrm{R}_{\mathrm{W}}=\mathrm{R}_{\mathrm{FS}}=\mathrm{R}_{\mathrm{ZS}}=0 \Omega$ )

| $\mathrm{R}_{\mathrm{AB}}$ Resistance ( $\Omega$ ) |  |  | $\mathbf{R}_{\text {S(MIN) }}(\Omega)$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Typical | Min | Max | 8-bit | 7-bit |  |  |  | 8-bit | 7-bit | 8-bit | 7-bit |
| 5,000 | 4,000 | 6,000 | 15.686 | 31.496 | 9.00 | 25.0 | 1,440 | 91 | 45 | 0.392 | 0.787 |
| 10,000 | 8,000 | 12,000 | 31.373 | 62.992 | 4.50 | 12.5 | 2,880 | 91 | 45 | 0.392 | 0.787 |
| 50,000 | 40,000 | 60,000 | 156.863 | 314.961 | 0.90 | 6.5 | 5539 | 35 | 17 | 1.020 | 2.047 |
| 100,000 | 80,000 | 120,000 | 313.725 | 629.9 | 0.45 | 6.5 | 5539 | 17 | 8 | 2.039 | 4.094 |

Note 1: $\mathrm{I}_{\mathrm{BW}}$ or $\mathrm{I}_{\mathrm{AW}}$ currents can be much higher then this depending on voltage differential between Terminal B and Terminal W or Terminal A and Terminal W.
2: Any $R_{B W}$ resistance greater then this limits the current.
3: If $\mathrm{V}_{\mathrm{BW}}=36 \mathrm{~V}$, then the wiper code value must be greater than or equal to Min ' N '. Wiper codes less than Min ' N ' will cause the wiper current ( $l_{\mathrm{W}}$ ) to exceed the specification. Wiper codes greater than Min ' N ' will cause the wiper current to be less then the maximum. The Min ' $N$ ' number has been rounded up from the calculated number to ensure that the wiper current does not exceed the maximum specification.

## MCP41HVX1

Figure 5-3 through Figure 5-6 show a graph of the calculated currents (minimum, typical, and maximum) for each resistor option. These graphs are based on $25 \mathrm{~mA}(5 \mathrm{k} \Omega)$, $12.5 \mathrm{~mA}(10 \mathrm{k} \Omega)$, and $6.5 \mathrm{~mA}(50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ ) specifications.
To ensure no damage to the resistor network (including long-term reliability) the maximum terminal current must not be exceeded. This means that the application must assume that the $R_{A B}$ resistance is the minimum $R_{A B}$ value ( $R_{A B(M I N)}$, see blue lines in graphs).
Looking at the $50 \mathrm{k} \Omega$ device, the maximum terminal current is 6.5 mA . That means that any wiper code value greater than 36 ensures that the terminal current is less than 6.5 mA . This is $\sim 14 \%$ of the full scale value. If the application could change to the $100 \mathrm{k} \Omega$ device, which has the same maximum terminal current specification, any wiper-code value greater than 18 ensures that the terminal current is less than 6.5 mA . This is $\sim 7 \%$ of the full-scale value. Supporting higher terminal current allows a greater wiper code range for a given $\mathrm{V}_{\mathrm{BW}}$ voltage.


FIGURE 5-3: Maximum $I_{B W}$ vs Wiper
Code-5 k .


FIGURE 5-4: Maximum $I_{B W}$ vs Wiper
Code-10 k $\Omega$.


FIGURE 5-5: Maximum $I_{B W}$ vS Wiper Code - $50 \mathrm{k} \Omega$.


FIGURE 5-6: Maximum $I_{B W}$ vs Wiper Code - 100 k $\Omega$.

Figure 5-7 shows a graph of the maximum $\mathrm{V}_{\mathrm{BW}}$ voltage vs wiper code (for $5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ devices). To ensure that no damage is done to the resistor network, the $\mathrm{R}_{\mathrm{AB}(\mathrm{MIN})}$ resistance (blue line) should be used to determine $V_{B W}$ voltages for the circuit. Devices where the $\mathrm{R}_{\mathrm{AB}}$ resistance is greater than the $\mathrm{R}_{\mathrm{AB}(\mathrm{MIN})}$ resistance will naturally support a higher voltage limit.


FIGURE 5-7: Maximum $V_{B W}$ vs Wiper Code ( $5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ devices).

Table 5-4 shows the maximum $V_{B W}$ voltage that can be applied across the Terminal B to Terminal W pins for a given wiper code value (for the $5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ devices). These calculations assume the ideal model $\left(R_{W}=R_{F S}=R_{Z S}=0 \Omega\right)$ and show the calculations based on $\mathrm{R}_{\mathrm{S}(\mathrm{MIN})}$ and $\mathrm{R}_{\mathrm{S}(\mathrm{MAX})}$. Table 5-5 shows the same calculations for the $50 \mathrm{k} \Omega$ devices, and Table 5-6 shows the calculations for the $100 \mathrm{k} \Omega$ devices. These tables are supplied as a quick reference.

TABLE 5-4: MAX $\mathrm{V}_{\mathrm{BW}}$ AT EACH WIPER CODE ( $\left.\mathrm{R}_{\mathrm{W}}=\mathrm{R}_{\mathrm{FS}}=\mathrm{R}_{\mathrm{Zs}}=0 \Omega\right)$ FOR $\mathrm{V}+-\mathrm{V}-=36 \mathrm{~V}$, $5 K \Omega$ AND $10 K \Omega$ DEVICES.

| Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  | Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  | Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Dec | $\mathbf{R}_{\text {S(MIN) }}$ | $\mathrm{R}_{\text {S(MAX) }}$ | Hex | Dec | $\mathbf{R}_{\mathbf{S} \text { (MIN) }}$ | $\mathrm{R}_{\mathbf{S} \text { (MAX) }}$ | Hex | Dec | $\mathbf{R}_{\mathbf{S} \text { (MIN) }}$ | $\mathrm{R}_{\mathbf{S}(\mathrm{MAX})}$ |
| 00h | 0 | 0.000 | 0.000 | 20h | 32 | 12.549 | 18.824 | 40h | 64 | 25.098 |  |
| 01h | 1 | 0.392 | 0.588 | 21h | 33 | 12.941 | 19.412 | 41h | 65 | 25.490 |  |
| 02h | 2 | 0.784 | 1.176 | 22h | 34 | 13.333 | 20.000 | 42h | 66 | 25.882 |  |
| 03h | 3 | 1.176 | 1.765 | 23h | 35 | 13.725 | 20.588 | 43h | 67 | 25.275 |  |
| 04h | 4 | 1.569 | 2.353 | 24h | 36 | 14.118 | 21.176 | 44h | 68 | 26.667 |  |
| 05h | 5 | 1.961 | 2.941 | 25h | 37 | 14.510 | 21.765 | 45h | 69 | 27.059 |  |
| 06h | 6 | 2.353 | 3.529 | 26h | 38 | 14.902 | 22.353 | 46h | 70 | 27.451 |  |
| 07h | 7 | 2.745 | 4.118 | 27h | 39 | 15.294 | 22.941 | 47h | 71 | 27.843 |  |
| 08h | 8 | 3.137 | 4.706 | 28h | 40 | 15.686 | 23.529 | 48h | 72 | 28.235 |  |
| 09h | 9 | 3.529 | 5.294 | 29h | 41 | 16.078 | 24.118 | 49h | 73 | 28.627 |  |
| OAh | 10 | 3.922 | 5.882 | 2Ah | 42 | 16.471 | 24.706 | 4Ah | 74 | 29.020 |  |
| OBh | 11 | 4.314 | 6.471 | 2Bh | 43 | 16.863 | 25.294 | 4Bh | 75 | 29.412 |  |
| OCh | 12 | 4.706 | 7.059 | 2Ch | 44 | 17.255 | 25.882 | 4Ch | 76 | 29.804 |  |
| ODh | 13 | 5.098 | 7.647 | 2Dh | 45 | 17.647 | 26.471 | 4Dh | 77 | 30.196 |  |
| OEh | 14 | 5.490 | 8.235 | 2Eh | 46 | 18.039 | 27.059 | 4Eh | 78 | 30.588 |  |
| OFh | 15 | 5.882 | 8.824 | 2Fh | 47 | 18.431 | 27.647 | 4Fh | 79 | 30.980 |  |
| 10h | 16 | 5.275 | 9.412 | 30h | 48 | 18.824 | 28.235 | 50h | 80 | 31.373 |  |
| 11h | 17 | 6.667 | 10.000 | 31h | 49 | 19.216 | 28.824 | 51h | 81 | 31.765 |  |
| 12h | 18 | 7.059 | 10.588 | 32h | 50 | 19.608 | 29.412 | 52h | 82 | 32.157 |  |
| 13h | 19 | 7.451 | 11.176 | 33h | 51 | 20.000 | 30.000 | 53h | 83 | 32.549 |  |
| 14h | 20 | 7.843 | 11.765 | 34h | 52 | 20.392 | 30.588 | 54h | 84 | 32.941 |  |
| 15h | 21 | 8.235 | 12.353 | 35h | 53 | 20.784 | 31.176 | 55h | 85 | 33.333 |  |
| 16h | 22 | 8.627 | 12.941 | 36h | 54 | 21.176 | 31.765 | 56h | 86 | 33.725 |  |
| 17h | 23 | 9.020 | 13.529 | 37h | 55 | 21.569 | 32.353 | 57h | 87 | 34.118 |  |
| 18h | 24 | 9.412 | 14.118 | 38h | 56 | 21.961 | 32.941 | 58h | 88 | 34.510 |  |
| 19h | 25 | 9.804 | 14.706 | 39h | 57 | 22.353 | 33.529 | 59h | 89 | 34.902 |  |
| 1Ah | 26 | 10.196 | 15.294 | 3Ah | 58 | 22.745 | 34.118 | 5Ah | 90 | 35.294 |  |
| 1Bh | 27 | 10.588 | 15.882 | 3Bh | 59 | 23.137 | 34.706 | 5Bh | 91 | 35.686 |  |
| 1Ch | 28 | 10.980 | 16.471 | 3Ch | 60 | 23.529 | 35.294 | 5Ch | 92-255 | $36.0{ }^{(1,2)}$ |  |
| 1Dh | 29 | 11.373 | 17.059 | 3Dh | 61 | 23.922 | 35.882 |  |  |  |  |
| 1Eh | 30 | 11.765 | 17.647 | 3Eh | 62 | 24.314 | $36.0^{(1,2)}$ |  |  |  |  |
| 1Fh | 31 | 12.157 | 18.235 | 3Fh | 63 | 24.706 |  |  |  |  |  |

Note 1: Calculated $\mathrm{R}_{\mathrm{BW}}$ voltage is greater than 36 V (highlighted in color), must be limited to $36 \mathrm{~V}(\mathrm{~V}+-\mathrm{V}-$ ).
2: This wiper code and greater will limit the $\mathrm{I}_{\mathrm{BW}}$ current to less than the maximum supported terminal current ( $I_{T}$ ).

## MCP41HVX1

TABLE 5-5: MAX $V_{\text {BW }}$ AT EACH WIPER CODE $\left(R_{W}=R_{F S}=R_{Z s}=0 \Omega\right)$ FOR $\mathrm{V}+-\mathrm{V}-=\mathbf{3 6 V}$, $50 K \Omega$ DEVICES.

| Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  | Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  | Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Dec | $\mathbf{R}_{\mathbf{S} \text { (MIN) }}$ | $\mathrm{R}_{\mathbf{S ( M A X})}$ | Hex | Dec | $\mathbf{R}_{\mathbf{S}(\mathrm{MIN})}$ | $\mathrm{R}_{\mathbf{S ( M A X )}}$ | Hex | Dec | $\mathbf{R}_{\mathbf{S} \text { (MIN) }}$ | $\mathrm{R}_{\text {S(MAX) }}$ |
| 00h | 0 | 0.000 | 0.000 | 10h | 16 | 16.314 | 24,471 | 20h | 32 | 32.627 |  |
| 01h | 1 | 1.020 | 1.529 | 11h | 17 | 17.333 | 26.000 | 21h | 33 | 33.647 |  |
| 02h | 2 | 2.039 | 3.059 | 12h | 18 | 18.353 | 27.529 | 22h | 34 | 34.667 |  |
| 03h | 3 | 3.059 | 4.588 | 13h | 19 | 19.373 | 29.059 | 23h | 35 | 35.686 |  |
| 04h | 4 | 4.078 | 6.118 | 14h | 20 | 20.392 | 30.588 | 24h - FFh | 36-255 | $36.0^{(1,2)}$ |  |
| 05h | 5 | 5.098 | 7.647 | 15h | 21 | 21.412 | 32.118 |  |  |  |  |
| 06h | 6 | 6.118 | 9.176 | 16h | 22 | 22.431 | 33.647 |  |  |  |  |
| 07h | 7 | 7.137 | 10.706 | 17h | 23 | 23.451 | 35.176 |  |  |  |  |
| 08h | 8 | 8.157 | 12.235 | 18h | 24 | 24.471 | $36.0^{(1,2)}$ |  |  |  |  |
| 09h | 9 | 9.176 | 13.765 | 19h | 25 | 25.490 |  |  |  |  |  |
| OAh | 10 | 10.196 | 15.294 | 1Ah | 26 | 26.510 |  |  |  |  |  |
| OBh | 11 | 11.216 | 16.824 | 1Bh | 27 | 27.529 |  |  |  |  |  |
| OCh | 12 | 12.235 | 18.353 | 1Ch | 28 | 28.549 |  |  |  |  |  |
| ODh | 13 | 13.255 | 19.882 | 1Dh | 29 | 29.569 |  |  |  |  |  |
| OEh | 14 | 14.275 | 21.412 | 1Eh | 30 | 30.588 |  |  |  |  |  |
| OFh | 15 | 15.294 | 22.941 | 1Fh | 31 | 31.608 |  |  |  |  |  |

Note 1: Calculated $R_{B W}$ voltage is greater than 36 V (highlighted in color), must be limited to 36 V (V+-V-).
2: This wiper code and greater will limit the $I_{B W}$ current to less than the maximum supported terminal current $\left(I_{T}\right)$.
TABLE 5-6: MAX $V_{B W}$ AT EACH WIPER CODE ( $\mathrm{R}_{\mathrm{W}}=\mathrm{R}_{\mathrm{FS}}=\mathrm{R}_{\mathrm{ZS}}=0 \Omega$ ) FOR $\mathrm{V}+-\mathrm{V}-=36 \mathrm{~V}$, $100 K \Omega$ DEVICES.


Note 1: Calculated $R_{B W}$ voltage is greater than 36 V (highlighted in color), must be limited to 36 V (V+-V-).
2: This wiper code and greater will limit the $I_{B W}$ current to less than the maximum supported terminal current $\left(I_{T}\right)$.

### 5.4 Variable Resistor (Rheostat)

A variable resistor is created using terminal $W$ and either terminal A or Terminal B. Since the wiper-code value of 0 connects the wiper to the terminal $B$, the $R_{B W}$ resistance increases with increasing wiper code value. Conversely, the $\mathrm{R}_{\mathrm{AW}}$ resistance will decrease with increasing wiper code value. Figure $5-8$ shows the connections from a potentiometer to create a rheostat configuration.


FIGURE 5-8: Rheostat Configuration.
Equation 5-4 shows the $R_{B W}$ and $R_{A W}$ calculations. The $R_{B W}$ calculation is for the resistance between the wiper and terminal $B$. The $R_{A W}$ calculation is for the resistance between the wiper and terminal $A$.

## EQUATION 5-4: $\quad R_{B W}$ AND $R_{A W}$ CALCULATION

Simplified Model (assumes $\mathrm{R}_{\mathrm{FS}}=\mathrm{R}_{\mathrm{ZS}}=0 \Omega$ )
$R_{B W}=\left(n * R_{S}\right)$
$R_{A W}=\left((F S V-n) * R_{S}\right)$
$\begin{aligned} & \text { Where: } \\ & R_{S}=\frac{R_{A B}}{\text { Resolution }}\end{aligned}$

$\mathrm{n}=$ wiper code

-     - 

FSV = The full scale vale
(255 for 8 -bit or 127 for 7 -bit)

## Detailed Model

$R_{B W}=R_{Z S}+\left(n * R_{S}\right)$
$R_{A W}=R_{F S}+\left((F S V-n) * R_{S}\right)$
Where:
$\mathrm{n}=$ wiper code
FSV = The full scale vale
(255 for 8 -bit or 127 for 7 -bit)

### 5.5 Analog Circuitry Power Requirements

This device has two power supplies. One is for the digital interface (VL and DGND) and the other is for the high voltage analog circuitry ( $\mathrm{V}+$ and V -). The maximum delta voltage between $\mathrm{V}+$ and V - is 36 V . The digital power signals must be between $\mathrm{V}+$ and V -.

If the digital ground (DGND) pin is at half the potential of $\mathrm{V}+$ (relative to V -), then the terminal pins potentials can be $\pm(\mathrm{V}+/ 2)$ relative to DGND .
Figure 5-9 shows the relationship of the four power signals. This shows that the $V+/ V$ - signals do not need to be symmetric around the DGND signal.
To ensure that the wiper register has been properly loaded with the POR/BOR value, the $\mathrm{V}_{\mathrm{L}}$ voltage must be at the minimum specified operating voltage (referenced to DGND).


FIGURE 5-9:
Analog Circuitry Voltage
Ranges.

### 5.6 Resistor Characteristics

### 5.6.1 V+ / V- LOW VOLTAGE OPERATION

The resistor network is specified from 20 V to 36 V . At voltages below 20 V , the resistor network will function, but the operational characteristics may be outside the specified limits. Please refer to Section 2.0 "Typical Performance Curves" for additional information.

### 5.6.2 RESISTOR TEMPCO

Biasing the ends (Terminal A and Terminal B) near midsupply ( (V+ - |V-| ) / 2 ) will give the worst switch resistance tempco.

### 5.7 Shutdown Control

Shutdown is used to minimize the device's current consumption. The MCP41HVX1 has two methods to achieve this:

- Hardware Shutdown Pin (SHDN)
- Terminal Control Register (TCON)

The Hardware Shutdown pin is backwards compatible with the MCP42X1 devices.

### 5.7.1 HARDWARE SHUTDOWN PIN ( $\overline{\mathrm{SHDN}}$ )

The $\overline{\text { SHDN }}$ pin is available on the potentiometer devices. When the $\overline{\text { SHDN }}$ pin is forced active ( $\mathrm{V}_{\text {IL }}$ ):

- The POA terminal is disconnected
- The POW terminal is connected to the POB terminal (see Figure 4-5)
- The Serial Interface is NOT disabled, and all Serial Interface activity is executed

The Hardware Shutdown pin mode does NOT corrupt the values in the Volatile Wiper Registers nor the TCON register. When the Shutdown mode is exited ( $\overline{\text { SHDN }}$ pin is inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ ):

- The device returns to the Wiper setting specified by the Volatile Wiper value
- The TCON register bits return to controlling the terminal connection state


FIGURE 5-10: Hardware Shutdown Resistor Network Configuration.

### 5.7.2 TERMINAL CONTROL REGISTER (TCON)

The Terminal Control (TCON) register is a volatile register used to configure the connection of each resistor network terminal pin (A, B and $W$ ) to the Resistor Network. This register is shown in Register 41.

The ROHW bit forces the selected resistor network into the same state as the $\overline{\mathrm{SHDN}}$ pin. Alternate low-power configurations may be achieved with the ROA, ROW and ROB bits.
When the ROHW bit is " 0 ":

- The POA terminal is disconnected
- The POW terminal is simultaneously connect to the POB terminal (see Figure 5-11)

Note: When the ROHW bit forces the resistor network into the hardware $\overline{\text { SHDN }}$ state, the state of the TCONO register's ROA, ROW and ROB bits is overridden (ignored). When the state of the ROHW bit no longer forces the resistor network into the hardware SHDN state, the TCONO register's ROA, ROW and ROB bits return to controlling the terminal connection state. In other words, the ROHW bit does not corrupt the state of the ROA, ROW and ROB bits.

The ROHW bit does NOT corrupt the values in the Volatile Wiper registers nor the TCON register. When the Shutdown mode is exited (ROHW bit = 1):

- The device returns to the Wiper setting specified by the Volatile Wiper value
- The TCON register bits return to controlling the terminal connection state


FIGURE 5-11: Resistor Network Shutdown State (ROHW = 0).

### 5.7.3 INTERACTION OF $\overline{\text { SHDN }}$ PIN AND TCON REGISTER

Figure 4-6 shows how the $\overline{\text { SHDN }}$ pin signal and the ROHW bit signal interact to control the hardware shutdown of the resistor network.


FIGURE 5-12: ROHW bit and $\overline{\text { SHDN }}$ pin Interaction.

### 6.0 SERIAL INTERFACE (SPI)

The MCP41HVX1 devices support the SPI serial protocol. This SPI operates in the Slave mode (does not generate the serial clock). The device's SPI command format operates on multiples of 8 -bits.
The SPI interface uses up to four pins. These are:

- $\overline{\mathrm{CS}}$ - Chip Select
- SCK - Serial Clock
- SDI - Serial Data In
- SDO - Serial Data Out

A typical SPI interface is shown in Figure 6-1. In the SPI interface, the Master's Output pin is connected to the Slave's Input pin and the Master's Input pin is connected to the Slave's Output pin.

The MCP41HVX1 SPI's module supports two (of the four) standard SPI modes. These are Mode 0,0 and 1,1 . The SPI mode is determined by the state of the SCK pin ( $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ ) on the when the $\overline{\mathrm{CS}}$ pin transitions from inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to active $\left(\mathrm{V}_{\mathrm{IL}}\right)$.

Note: Some Host Controller SPI modules only operate with 16-bit transfers. For these Host Controllers, only the Read and Write Commands may be used, or the Continuous Increment or Decrement Commands that are an even multiple of Increment or Decrement commands.

Typical SPI Interface Connections

| Host Controller SDO | ( Master Out - Slave In (MOSI) ) | $\begin{aligned} & \text { MCP41HVX1 } \\ & \text { SDI } \end{aligned}$ |
| :---: | :---: | :---: |
| SDI | ( Master In - Slave Out (MISO) ) | SDO |
| SCK |  | SCK |
| I/O |  | $\overline{\mathrm{CS}}$ |
| I/O |  | WLAT |
| I/O |  | $\overline{\text { SHDN }}$ |

FIGURE 6-1: Typical SPI Interface Block Diagram.

### 6.1 SDI, SDO, SCK, and CS Operation

The operation of the four SPI interface pins are discussed in this section. These pins are:

- Serial Data In (SDI)
- Serial Data Out (SDO)
- Serial Clock (SCK)
- The Chip Select Signal (CS)

The serial interface works on either 8 -bit or 16 -bit boundaries depending on the selected command. The Chip Select $(\overline{\mathrm{CS}})$ pin frames the SPI commands.

### 6.1.1 SERIAL DATA IN (SDI)

The Serial Data In (SDI) signal is the data signal into the device. The value on this pin is latched on the rising edge of the SCK signal.

### 6.1.2 SERIAL DATA OUT (SDO)

The Serial Data Out (SDO) signal is the data signal out of the device. The value on this pin is driven on the falling edge of the SCK signal.
Once the $\overline{\mathrm{CS}} \mathrm{pin}$ is forced to the active level $\left(\mathrm{V}_{\mathrm{IL}}\right)$, the SDO pin will be driven. The state of the SDO pin is determined by the serial bit's position in the command, the command selected, and if there is a command error state (CMDERR).

### 6.1.3 SERIAL CLOCK (SCK)

The Serial Clock (SCK) signal is the clock signal of the SPI module. The frequency of the SCK pin determines the SPI frequency of operation.
The SPI interface is specified to operate up to 10 MHz . The actual clock rate depends on the configuration of the system and the serial command used. Table 6-1 shows the SCK frequency.

## TABLE 6-1: SCK FREQUENCY

| $V_{\mathrm{L}}$ <br> Voltage | Command |  | Read |
| :---: | :---: | :---: | :--- |
|  | Write, <br> Increment, <br> Decrement |  |  |
|  | 10 MHz | 10 MHz |  |
| 1.8 V | 1 MHz | 1 MHz | DGND $=\mathrm{V}-+0.9 \mathrm{~V}$ |
| 2.0 V | 1 MHz | 1 MHz | DGND $=\mathrm{V}-$ |

### 6.1.4 THE CHIP SELECT SIGNAL ( $\overline{\mathrm{CS}})$

The Chip Select ( $\overline{\mathrm{CS}}$ ) signal is used to select the device and frame a command sequence. To start a command, or sequence of commands, the $\overline{\mathrm{CS}}$ signal must transition from the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to an active state ( $\mathrm{V}_{\mathrm{IL}}$ ).
After the $\overline{\mathrm{CS}}$ signal has gone active, the SDO pin is driven and the clock bit counter is reset.

Note: There is a required delay after the $\overline{\mathrm{CS}}$ pin goes active to the 1st edge of the SCK pin.
If an error condition occurs for an SPI command, then the command byte's Command Error (CMDERR) bit (on the SDO pin) will be driven low ( $\mathrm{V}_{\mathrm{IL}}$ ). To exit the error condition, the user must take the $\overline{\mathrm{CS}}$ pin to the $\mathrm{V}_{\mathrm{IH}}$ level.
When the $\overline{\mathrm{CS}}$ pin returns to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, the SPI module resets (including the Address Pointer). While the $\overline{\mathrm{CS}} \mathrm{pin}$ is in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, the serial interface is ignored. This allows the host controller to interface to other SPI devices using the same SDI, SDO and SCK signals.

### 6.1.5 LOW VOLTAGE SUPPORT

The Serial Interface is designed to also support 1.8 V operation (at reduced specifications - frequency, thresholds, etc.). This allows the MCP41HVX1 device to interface to low-voltage host controllers.
At $1.8 \mathrm{~V} \mathrm{~V}_{\mathrm{L}}$ operation, the DGND signal must be 0.9 V or greater above the V - signal. If $\mathrm{V}_{\mathrm{L}}$ is 2.0 V or greater, than the DGND signal can be tied to the V - signal (see Table 6-1).

### 6.1.6 SPLIT RAIL SUPPORT

The Serial Interface is designed to support split rail systems. In a split rail system, the microcontroller can operate at a lower voltage than the MCP41HXX1 device. This is achieved with the $\mathrm{V}_{\mathrm{IH}}$ specification.
For $\mathrm{V}_{\mathrm{L}} \geq 2.7 \mathrm{~V}$, the minimum $\mathrm{V}_{I H}=0.45 * \mathrm{~V}_{\mathrm{L}}$. So if the microcontroller $\mathrm{V}_{\mathrm{OH}}$ at 1.8 V is $0.8{ }^{*} \mathrm{~V}_{\mathrm{DD}}$, then $\mathrm{V}_{\mathrm{L}}$ can be a maximum of 3.2 V (see Equation 6-1).
See Section 8.1 for additional discussion on split rail support.

EQUATION 6-1: CALCULATING MAX $\mathrm{V}_{\mathrm{L}}$ FORMICROCONTROLLER AT 1.8 V

$$
\begin{aligned}
& \text { If } \mathrm{V}_{\mathrm{OH}}=0.8 * \mathrm{~V}_{\mathrm{DD}}=0.8 * 1.8 \mathrm{~V}=1.44 \mathrm{~V} \\
& \text { Then: } \mathrm{V}_{\mathrm{IH}(\mathrm{MIN})}=1.44 \mathrm{~V} \\
& \text { With } \mathrm{V}_{\mathrm{IH}}=0.45 * \mathrm{~V}_{\mathrm{L}} \\
& \text { Then: } \mathrm{V}_{\mathrm{L}}=1.44 \mathrm{~V} / 0.45=3.2 \mathrm{~V}
\end{aligned}
$$

### 6.2 The SPI Modes

The SPI module supports two (of the four) standard SPI modes. These are Mode 0,0 and 1,1 . The mode is determined by the state of the SDI pin on the rising edge of the first clock bit (of the 8 -bit byte).

### 6.2.1 MODE 0,0

In Mode 0,0: SCK Idle state = low ( $\mathrm{V}_{\mathrm{IL}}$ ), data is clocked in on the SDI pin on the rising edge of SCK and clocked out on the SDO pin on the falling edge of SCK.

### 6.2.2 MODE 1,1

In Mode 1,1: SCK Idle state $=$ high $\left(\mathrm{V}_{\mathrm{IH}}\right)$, data is clocked in on the SDI pin on the rising edge of SCK and clocked out on the SDO pin on the falling edge of SCK.

### 6.3 SPI Waveforms

Figure 6-2 through Figure 6-5 show the different SPI command waveforms. Figure 6-2 and Figure 6-3 are read and write commands. Figure 6-4 and Figure 6-5 are Increment and Decrement commands.

### 6.4 Daisy Chaining

This SPI Interface does NOT support daisy chaining.


FIGURE 6-2: 16-Bit Commands (Write, Read) - SPI Waveform (Mode 1,1).


FIGURE 6-3: 16-Bit Commands (Write, Read) - SPI Waveform (Mode 0,0).


FIGURE 6-4: $\quad 8$-Bit Commands (Increment, Decrement) - SPI Waveform with PIC MCU (Mode 1,1).


FIGURE 6-5: $\quad 8$-Bit Commands (Increment, Decrement) - SPI Waveform with PIC MCU (Mode 0,0).

### 7.0 DEVICE COMMANDS

The MCP41HVX1's SPI command format supports 16 memory address locations and four commands. These commands are shown in Table 7-1.
Commands may be sent when the $\overline{\mathrm{CS}}$ pin is driven to $\mathrm{V}_{\mathrm{IL}}$. The 8-bit commands (Increment Wiper and Decrement Wiper commands) contain a command byte, see Figure 7-1, while 16-bit commands (Read Data and Write Data commands) contain a command byte and a data byte. The command byte contains two data bits, see Figure 7-1.
Table 7-2 shows the supported commands for each memory location and the corresponding values on the SDI and SDO pins.

## TABLE 7-1: COMMANDS

| C1:C0 <br> Bit <br> States | Command Name | \# of <br> Bits |
| :---: | :--- | :---: |
| 11 | Read Data | 16-Bits |
| 00 | Write Data | 16-Bits |
| 01 | Increment Wiper | 8 -Bits |
| 10 | Decrement Wiper | 8-Bits |

### 7.1 Command Format

All commands have a Command Byte, which specifies the register address and the command. Commands which require data (write and read commands), also have the Data Byte.

### 7.1.1 COMMAND BYTE

The command byte has three fields, the address, the command, and two data bits, see Figure 7-1. Currently only one of the data bits is defined (D8). This is for the Write command.

The device memory is accessed when the master sends a proper command byte to select the desired operation. The memory location to be accessed is contained in the command byte's AD3:AD0 bits. The action desired is contained in the command byte's $\mathrm{C} 1: \mathrm{C} 0$ bits, see Table 7-1. C1:C0 determines if the desired memory location will be read, written, incremented (wiper setting +1 ) or decremented (wiper setting -1 ). The Increment and Decrement commands are only valid on the volatile wiper registers.
As the command byte is being loaded into the device (on the SDI pin), the device's SDO pin is driving. The SDO pin will output high bits for the first six bits of that command. On the 7th bit, the SDO pin will output the CMDERR bit state (see Section 7.1.1.1 "Error Condition"). The 8th bit state depends on the command selected.


FIGURE 7-1: General SPI Command Formats.

## MCP41HVX1

TABLE 7-2: MEMORY MAP AND THE SUPPORTED COMMANDS

| Address |  | Command | $\begin{gathered} \text { Data } \\ \left(\text { (10-bits) }{ }^{(1)} 1\right. \end{gathered}$ | SPI String (Binary) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Value | Function |  |  | MOSI (SDI pin) | MISO (SDO pin) ${ }^{\text {( }}$ ) |
| 00h | Volatile Wiper 0 | Write Data | nn nnnn nnnn | 0000 00nn nnnn nnnn | 1111111111111111 |
|  |  | Read Data | nn nnnn nnnn | 0000 11nn nnnn nnnn | 1111 111n nnnn nnnn |
|  |  | Increment Wiper | - | 00000100 | 11111111 |
|  |  | Decrement Wiper | - | 00001000 | 11111111 |
| $\begin{gathered} 01 \mathrm{~h}- \\ 03 \mathrm{~h}(4) \end{gathered}$ | Reserved | - | - | - | - |
| 04h (3) | Volatile <br> TCON Register | Write Data | nn nnnn nnnn | 0100 00nn nnnn nnnn | 1111111111111111 |
|  |  | Read Data | nn nnnn nnnn | 0100 11nn nnnn nnnn | 1111 111n nnnn nnnn |
| $\begin{aligned} & 05 \mathrm{~h}- \\ & 0 \mathrm{Fh}(4) \end{aligned}$ | Reserved | - | - | - | - |

Note 1: The data memory is 8-bits wide, so the two MSbs (D9:D8) are ignored by the device.
2: All these address/command combinations are valid, so the CMDERR bit is set. Any other address/ command combination is a command error state and the CMDERR bit will be clear.
3: Increment or Decrement commands are invalid for these addresses.
4: Reserved addresses: Any command is invalid for these addresses.

### 7.1.1.1 Error Condition

The CMDERR bit indicates if the four address bits received (AD3:AD0) and the two command bits received (C1:C0) are a valid combination. The CMDERR bit is high if the combination is valid and low if the combination is invalid (see Table 7-3).
The command error bit will also be low if a write to a Reserved Address has been specified. SPI commands that do not have a multiple of eight clocks are ignored.
Once an error condition has occurred, any following commands are ignored. All following SDO bits will be low until the CMDERR condition is cleared by forcing the $\overline{\mathrm{CS}}$ pin to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

## TABLE 7-3: COMMAND ERROR BIT

| CMDERR <br> Bit States | Description |
| :---: | :--- |
| 1 | "Valid" Command/Address combination |
| 0 | "Invalid" Command/Address combination |

## Aborting a Transmission

All SPI transmissions must have the correct number of SCK pulses to be executed. The command is not executed until the complete number of clocks have been received. Some commands also require the $\overline{\mathrm{CS}}$ pin to be forced inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$. If the $\overline{\mathrm{CS}}$ pin is forced to the inactive state $\left(\mathrm{V}_{I H}\right)$, the serial interface is reset. Partial commands are not executed.
SPI is more susceptible to noise than other bus protocols. The most likely case is that this noise corrupts the value of the data being clocked into the MCP41HVX1 or the SCK pin is injected with extra clock pulses. This may cause data to be corrupted in the device, or a command error to occur, since the address and command bits were not a valid combination. The extra SCK pulse will also cause the SPI data (SDI) and clock (SCK) to be out of sync. Forcing the $\overline{\mathrm{CS}}$ pin to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ resets the serial interface. The SPI interface will ignore activity on the SDI and SCK pins until the $\overline{\mathrm{CS}}$ pin transition to the active state is detected ( $\mathrm{V}_{\mathrm{IH}}$ to $\mathrm{V}_{\mathrm{IL}}$ ).

Note 1: When data is not being received by the MCP41HVX1, it is recommended that the $\overline{\mathrm{CS}}$ pin be forced to the inactive level $\left(\mathrm{V}_{\mathrm{IL}}\right)$
2: It is also recommended that long continuous command strings should be broken down into single commands or shorter continuous command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI commands.

### 7.1.2 DATA BYTE

Only the Read command and the Write command use the data byte, see Figure 7-1. These commands concatenate the 8 bits of the data byte with the one data bit (D8) contained in the command byte to form 9bits of data (D8:D0). The command byte format supports up to 9-bits of data, but the MCP41HVX1 only uses the lower 8-bits. That means that the Full Scale code of the 8 -bit resistor network is FFh. When at Full Scale, the wiper connects to Terminal A. The D8 bit is maintained for code compatibility with the MCP41XX, MCP42XX, and MCP43XX devices.

The D9 bit is currently unused, and corresponds to the position on the SDO data of the CMDERR bit.

### 7.1.3 CONTINUOUS COMMANDS

The device supports the ability to execute commands continuously while the $\overline{\mathrm{CS}}$ pin is in the active state ( $\mathrm{V}_{\mathrm{IL}}$ ). Any sequence of valid commands may be received.
The following example is a valid sequence of events:

1. $\overline{\mathrm{CS}}$ pin driven active $\left(\mathrm{V}_{\mathrm{IL}}\right)$.
2. Read Command.
3. Increment Command (Wiper 0).
4. Increment Command (Wiper 0).
5. Decrement Command (Wiper 0).
6. Write Command.
7. Read Command.
8. $\overline{\mathrm{CS}}$ pin driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

Note 1: It is recommended that while the $\overline{\mathrm{CS}}$ pin is active, only one type of command should be issued. When changing commands, it is recommended to take the $\overline{\mathrm{CS}}$ pin inactive, then force it back to the active state.

2: It is also recommended that long command strings should be broken down into shorter command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI command string.

### 7.2 Write Data

The Write command is a 16 -bit command. The format of the command is shown in Figure 7-2.
A Write command to a volatile memory location changes that location after a properly formatted Write command (16-clock) has been received.

### 7.2.1 SINGLE WRITE TO VOLATILE MEMORY

The write operation requires that the $\overline{C S}$ pin be in the active state $\left(\mathrm{V}_{\mathrm{IL}}\right)$. Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state $\left(\mathrm{V}_{\mathrm{IL}}\right)$. The 16 -bit Write command (command byte and data byte) is then clocked (SCK pin) in on the SDI pin. Once all 16 bits have been received, the specified volatile address is updated. A write will not occur if the write command isn't exactly 16 clocks pulses.
Figure 6-2 and Figure 6-3 show possible waveforms for a single write.

| COMMAND BYTE |  |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  |  |  | Valid Address/Command combination Invalid Address/Command combination (1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDI | A <br> D <br> 3 | A D 2 | $\begin{array}{\|c} \hline \text { A } \\ \text { D } \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { A } \\ & \text { D } \\ & 0 \end{aligned}$ | 0 | 0 | D | D | D <br> 7 | D | D | D | D | D | D | D |  |
| SDO | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| Note 1: If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR condition is cleared (the CS pin is forced to the inactive state). |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

FIGURE 7-2: Write Command - SDI and SDO States.

### 7.2.2 CONTINUOUS WRITES TO VOLATILE MEMORY

Continuous writes are possible only when writing to the volatile memory registers (address 00h and 04h).
Figure 7-3 shows the sequence for three continuous writes. The writes do not need to be to the same volatile memory address.


Note 1: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-3: Continuous Write Sequence.

### 7.3 Read Data

The Read command is a 16 -bit command. The format of the command is shown in Figure 7-4.
The first six bits of the Read command determine the address and the command. The 7th clock will output the CMDERR bit on the SDO pin. The 8th clock will be fixed at 1 , and the remaining 8 -clocks the device will transmit the eight data bits (D7:D0) of the specified address (AD3:AD0).
Figure 7-4 shows the SDI and SDO information for a Read command.

### 7.3.1 SINGLE READ

The read operation requires that the $\overline{\mathrm{CS}}$ pin be in the active state $\left(\mathrm{V}_{\mathrm{IL}}\right)$. Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state $\left(\mathrm{V}_{\text {IL }}\right)$. The 16-bit Read command (command byte and data byte) is then clocked (SCK pin) in on the SDI pin. The SDO pin starts driving data on the 7th bit (CMDERR bit) and the addressed data comes out on the 8th through 16th clocks. Figure 6-2 through Figure 6-3 show possible waveforms for a single read.


FIGURE 7-4: Read Command - SDI and SDO States.

### 7.3.2 CONTINUOUS READS

Continuous reads allow the device's memory to be read quickly. Continuous reads are possible to all memory locations.

Figure 7-5 shows the sequence for three continuous reads. The reads do not need to be to the same memory address.


Note 1: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-5: Continuous Read Sequence.

### 7.4 Increment Wiper

The Increment command is an 8-bit command. The Increment command can only be issued to specific volatile memory locations (the Wiper register). The format of the command is shown in Figure 7-6.

An Increment command to the volatile memory location changes that location after a properly formatted command (8-clocks) have been received.

Increment commands provide a quick and easy method to modify the value of the volatile wiper location by +1 with minimal overhead.


Note 1: Only functions when writing the volatile wiper register (AD3:AD0 = 0h).
2: Valid Address/Command combination.
3: Invalid Address/Command combination all following SDO bits will be low until the CMDERR condition is cleared (the $\overline{\mathrm{CS}}$ pin is forced to the inactive state).
4: If a Command Error (CMDERR) occurs at this bit location $\left(^{*}\right)$, then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-6: Increment Command -
SDI and SDO States.

Note: Table 7-2 shows the valid addresses for the Increment Wiper command. Other addresses are invalid.

### 7.4.1 SINGLE INCREMENT

Typically, the $\overline{\mathrm{CS}}$ pin starts at the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, but may already be in the active state due to the completion of another command.
Figure 6-4 through Figure 6-5 show possible waveforms for a single increment. The increment operation requires that the $\overline{\mathrm{CS}}$ pin be in the active state $\left(\mathrm{V}_{\mathrm{IL}}\right)$. Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state $\left(\mathrm{V}_{\mathrm{IL}}\right)$. The 8-bit Increment command (command byte) is then clocked in on the SDI pin by the SCK pins. The SDO pin drives the CMDERR bit on the 7th clock.
The wiper value will increment up to FFh on 8-bit devices and 7Fh on 7-bit devices. After the wiper value has reached full scale ( 8 -bit $=$ FFh, 7 -bit $=7 \mathrm{Fh}$ ), the wiper value will not be incremented further. See Table 7-4 for additional information on the Increment command versus the current volatile wiper value.
The increment operations only require the Increment command byte while the $\overline{\mathrm{CS}}$ pin is active $\left(\mathrm{V}_{\mathrm{IL}}\right)$ for a single increment.
After the wiper is incremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{\mathrm{IH}}$ to ensure that unexpected transitions on the SCK pin do not cause the wiper setting to change. Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired increment occurs.

TABLE 7-4: INCREMENT OPERATION VS. VOLATILE WIPER VALUE

| Current Wiper Setting |  | Wiper (W) <br> Properties | Increment Command Operates? |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 7-bit } \\ & \text { Pot } \end{aligned}$ | 8-bit <br> Pot |  |  |
| 7Fh | FFh | Full Scale ( $\mathrm{W}=\mathrm{A}$ ) | No |
| $\begin{aligned} & \text { 7Eh } \\ & 40 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \text { FEh } \\ & \text { 80h } \end{aligned}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 3Fh | 7Fh | W = N (Mid-scale) | Yes |
| $\begin{aligned} & \text { 3Eh } \\ & \text { 01h } \end{aligned}$ | $\begin{aligned} & \text { 7Eh } \\ & \text { 01h } \end{aligned}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 00h | 00h | Zero Scale (W = B) | Yes |

### 7.4.2 CONTINUOUS INCREMENTS

Continuous increments are possible only when writing to the volatile Wiper registers (address 00h).

Figure 7-7 shows a continuous increment sequence.
When executing a continuous Increment command, the selected wiper will be altered from $n$ to $n+1$ for each Increment command received. The wiper value will increment up to FFh on 8-bit devices and 7Fh on 7-bit devices. After the wiper value has reached full scale (8bit = FFh, 7-bit = 7Fh), the wiper value will not be incremented further.
Increment commands can be sent repeatedly without raising $\overline{\mathrm{CS}}$ until a desired condition is met.

When executing a continuous command string, the Increment command can be followed by any other valid command.

The wiper terminal will move after the command has been received (8th clock).
After the wiper is incremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{I H}$ to ensure that unexpected transitions (on the SCK pin do not cause the wiper setting to change). Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired increment occurs.


Note 1: Only functions when writing the volatile wiper register (AD3:AD0 = Oh).
2: Valid Address/Command combination.
3: Invalid Address/Command combination.
4: If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR condition is cleared (the $\overline{\mathrm{CS}}$ pin is forced to the inactive state).

FIGURE 7-7: Continuous Increment Command - SDI and SDO States.

### 7.5 Decrement Wiper

The Decrement command is an 8-bit command. The Decrement command can only be issued to volatile Wiper locations. The format of the command is shown in Figure 7-8.
A Decrement command to the volatile Wiper location changes that location after a properly formatted command ( 8 clocks) have been received.
Decrement commands provide a quick and easy method to modify the value of the volatile wiper location by -1 with minimal overhead.

| COMMAND BYTE |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overbrace{(\operatorname{DECR}}$ COMMAND ( $\mathrm{n}+1)$ ) |  |  |  |  |  |  |  |  |  |  |  |
| SDI <br> SDO | A <br> D <br> 3 | A <br> D <br> 2 | A |  |  |  | 0 | X |  | $\begin{aligned} & \text { Note 1, } 2 \\ & \text { Note 1, } 3 \end{aligned}$ |  |
| SDO | 1 | 1 |  |  | 1 | 1 | 1 | 1* |  |  |  |
|  | 1 | 1 |  |  | 1 | 1 | 1 | 0 |  |  |  |
| Note 1: Only functions when writing the volatile wiper registers (AD3:AD0 = 0h). <br> 2: Valid Address/Command combination. <br> 3: Invalid Address/Command combination, all following SDO bits will be low until the CMDERR condition is cleared. (the $\overline{C S}$ pin is forced to the inactive state). <br> 4: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$. |  |  |  |  |  |  |  |  |  |  |  |

FIGURE 7-8: Decrement Command SDI and SDO States.

Note: Table 7-2 shows the valid addresses for the Decrement Wiper command. Other addresses are invalid.

### 7.5.1 SINGLE DECREMENT

Typically, the $\overline{\mathrm{CS}}$ pin starts at the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, but may already be in the active state due to the completion of another command.
Figure 6-4 through Figure 6-5 show possible waveforms for a single decrement. The decrement operation requires that the $\overline{\mathrm{CS}}$ pin be in the active state $\left(\mathrm{V}_{\mathrm{IL}}\right)$. Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state $\left(\mathrm{V}_{\mathrm{IL}}\right)$. Then the 8bit Decrement command (command byte) is clocked in on the SDI pin by the SCK pin. The SDO pin drives the CMDERR bit on the 7th clock.
The wiper value will decrement from the wiper's full scale value ( FFh on 8 -bit devices and 7Fh on 7 -bit devices). If the wiper register has a zero scale value (00h), then the wiper value will not decrement. See Table 7-5 for additional information on the Decrement command vs. the current volatile wiper value.
The Decrement commands only require the Decrement command byte, while the $\overline{\mathrm{CS}}$ pin is active $\left(\mathrm{V}_{\mathrm{IL}}\right.$ or $\left.\mathrm{V}_{\mathrm{IHH}}\right)$ for a single decrement.
After the wiper is decremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{\mathrm{IH}}$ to ensure that unexpected transitions on the SCK pin do not cause the wiper setting to change. Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired decrement occurs.

## TABLE 7-5: DECREMENT OPERATION VS.

 VOLATILE WIPER VALUE| Current Wiper Setting |  | Wiper (W) <br> Properties | Decrement Command Operates? |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 7-bit } \\ & \text { Pot } \end{aligned}$ | 8-bit Pot |  |  |
| 7Fh | FFh | Full Scale ( $\mathrm{W}=\mathrm{A}$ ) | Yes |
| $\begin{aligned} & \text { 7Eh } \\ & \text { 40h } \end{aligned}$ | $\begin{aligned} & \text { FEh } \\ & \text { 80h } \end{aligned}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 3Fh | 7Fh | $\mathrm{W}=\mathrm{N}$ (Mid-scale) | Yes |
| $\begin{aligned} & \text { 3Eh } \\ & \text { 01h } \end{aligned}$ | $\begin{aligned} & \text { 7Eh } \\ & \text { 01h } \end{aligned}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 00h | 00h | Zero Scale (W = B) | No |

### 7.5.2 CONTINUOUS DECREMENTS

Continuous decrements are possible only when writing to the volatile Wiper register (address 00h).

Figure $7-9$ shows a continuous decrement sequence.
When executing continuous Decrement commands, the selected wiper will be altered from n to $\mathrm{n}-1$ for each Decrement command received. The wiper value will decrement from the wiper's full scale value (FFh on 8bit devices and 7Fh on 7-bit devices). If the Wiper register has a zero scale value ( 00 h ), then the wiper value will not decrement. See Table 7-5 for additional information on the Decrement command vs. the current volatile wiper value.

Decrement commands can be sent repeatedly without raising $\overline{\mathrm{CS}}$ until a desired condition is met.

When executing a continuous command string, the Decrement command can be followed by any other valid command.
The wiper terminal will move after the command has been received (8th clock).
After the wiper is decremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{\mathrm{IH}}$ to ensure that "unexpected" transitions (on the SCK pin do not cause the wiper setting to change). Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired decrement occurs.

| SDI | COMMAND BYTE |  |  |  |  |  |  |  | COMMAND BYTE |  |  |  |  |  |  |  | OMMAND BYT |  |  |  |  |  |  |  | Note 1, 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (DECR COMMAND ( $\mathrm{n}-1$ )) |  |  |  |  |  |  |  | (DECR COMMAND ( $\mathrm{n}-1$ )) |  |  |  |  |  |  |  | (DECR COMMAND ( $\mathrm{n}-1$ )) |  |  |  |  |  |  |  |  |
|  | A <br> D <br> 3 | A  <br> D  <br> 2  <br> 2  | A <br> D <br> 1 <br> 1 | A  <br> D  <br>   <br> 0  | 1 | 0 | X | X | A <br> D <br> 3 | A  <br> D  <br> 2  | A <br> D <br> 1 | A <br> D <br> 0 | 1 | 0 | X | X | A  <br> D  <br> 3  | A  <br> D  <br> 2  | A  <br> D  <br> 1  | A D 0 | 1 | 0 | X | X |  |
| SDO | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 |  |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Note 3, 4 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Note 3, 4 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | Note 3, 4 |
| Note 1: Only functions when writing the volatile wiper registers (AD3:AD0 $=0 h$ ). <br> 2: Valid Address/Command combination. <br> 3: Invalid Address/Command combination. <br> 4: If an Error Condition occurs $(C M D E R R=L)$, all following SDO bits will be low until the CMDERR condition is cleared (the $\overline{\mathrm{CS}} \mathrm{pin}$ is forced to the inactive state). |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

FIGURE 7-9: Continuous Decrement Command - SDI and SDO States.

MCP41HVX1

NOTES:

### 8.0 APPLICATIONS EXAMPLES

Digital potentiometers have a multitude of practical uses in modern electronic circuits. The most popular uses include precision calibration of set point thresholds, sensor trimming, LCD bias trimming, audio attenuation, adjustable power supplies, motor control overcurrent trip setting, adjustable gain amplifiers and offset trimming.

### 8.1 Split Rail Applications

Split rail applications are when one device operates from one voltage level (rail) and the second device operates from a second voltage level (rail). The typical scenario will be when the microcontroller is operating at a lower voltage level (for power savings, etc) and the MCP41HVX1 is operating at a higher voltage level to maximize operational performance. This configuration is shown in Figure 8-1.
To ensure that communication properly occurs between the devices, care must be done to verify the compatibility of the $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ levels of the interface signals between the devices. These interface signals are:

- $\overline{\mathrm{CS}}$
- SCK
- SDI
- SDO
- SHDN
- WLAT

When the microcontroller is at a lower voltage rail, the $\mathrm{V}_{\mathrm{OH}}$ of the microcontroller needs to be greater than the $\mathrm{V}_{\mathrm{IH}}$ of the MCP41HVX1, and the $\mathrm{V}_{\mathrm{IL}}$ of the microcontroller needs to be greater than the $\mathrm{V}_{\mathrm{OL}}$ of the MCP41HVX1.
Table 8-1 shows the calculated maximum MCP41HVX1 $V_{\mathrm{L}}$ based on the microcontroller's minimum $\mathrm{V}_{\mathrm{OH}}$.

Note: $\quad \mathrm{V}_{\mathrm{OH}}$ specifications typically have a current load specified. This is due to the pin expected to drive externally circuitry. If the pin is unloaded (or lightly loaded), then the $\mathrm{V}_{\mathrm{OH}}$ of the pin could approach the device $V_{D D}$ (this is dependent on the implementation of the output driver circuit). For $\mathrm{V}_{\mathrm{OL}}$, unloaded (or lightly loaded) pins could approach the device $\mathrm{V}_{\mathrm{SS}}$. For $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ characterization graphs from an example microcontroller, see the PIC16F1934 data sheet (DS41364), Figure 31-15 and Figure 31-16.


FIGURE 8-1: Example Split Rail System.
TABLE 8-1: MCP41HVX1 VL VOLTAGE BASED ON MICROCONTROLLER $\mathrm{V}_{\mathrm{OH}}$

| PIC ${ }^{\text {® }} \mathrm{MCU}$ |  |  | MCP41Max V $V_{L}$ |
| :---: | :---: | :---: | :---: |
| $\underset{\text { (minimum) }}{\mathrm{V}_{\mathrm{DD}}}$ | $\mathrm{V}_{\mathrm{OH}}$ (minimum) ${ }^{(1)}$ |  |  |
|  | Formula (with load) | Calculated |  |
| 1.8 V | $0.7{ }^{*} \mathrm{~V}_{\mathrm{DD}}$ | 1.26 V | 2.8 V |
|  | 0.8 * $\mathrm{V}_{\mathrm{DD}}$ | 1.44 V | 3.2 V |
|  | $0.85 * \mathrm{~V}_{\text {DD }}$ | 1.53 V | 3.4 V |
|  | 0.9 * $V_{D D}$ | 1.62 V | 3.6 V |
|  | $\mathrm{V}_{\mathrm{DD}}$ | 1.8 V | 4.0 V |
|  | $\mathrm{V}_{\mathrm{DD}}-0.7 \mathrm{~V}$ | 1.1 V | 2.44 V |
| 2.7 V | 0.7 * $V_{D D}$ | 1.89 V | 4.2 V |
|  | $0.8 * V_{\text {D }}$ | 2.16 V | 4.8 V |
|  | 0.9 * $V_{D D}$ | 2.43 V | 5.4 V |
|  | $V_{D D}$ | 2.7 V | 5.5 V |

Note 1: The $\mathrm{V}_{\mathrm{OH}}$ minimum voltage is determined by the load on the pin. If the load is small, a typical output's voltage should approach the device's $V_{D D}$ voltage. This is dependent on the device's output driver design.
2: Split Rail voltages are dependent on $\mathrm{V}_{\mathrm{IL}}$, $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OL}}$, and $\mathrm{V}_{\mathrm{OH}}$ of the microcontroller and the MCP41HVX1 devices.


### 8.2 Using Shutdown Modes

Figure 8-3 shows a possible application circuit where the independent terminals could be used. Disconnecting the wiper allows the transistor input to be taken to the bias voltage level (disconnecting A and or B may be desired to reduce system current). Disconnecting Terminal A modifies the transistor input by the $R_{B W}$ rheostat value to the Common $B$. Disconnecting Terminal B modifies the transistor input by the $R_{\text {AW }}$ rheostat value to the Common $A$. The Common A and Common B connections could be connected to $\mathrm{V}+$ and V -.


FIGURE 8-3: Example Application Circuit using Terminal Disconnects.

### 8.3 High-Voltage DAC

A high-voltage DAC can be implemented using the MCP41HVXX, with voltages as high as 36V. The circuit is shown in Figure 8-4. The equation to calculate the voltage output is shown in Figure 8-1.


FIGURE 8-4: High Voltage DAC.
EQUATION 8-1: DAC OUTPUT VOLTAGE CALCULATION
8-bit
$\mathrm{V}_{\text {OUT }}(\mathrm{N})=\frac{\mathrm{N}}{255} \times\left(\mathrm{V}_{\mathrm{D}} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)\right)$
$\mathrm{N}=0$ to 255 (decimal)
7-bit
$\mathrm{V}_{\text {OUT }}(\mathrm{N})=\frac{\mathrm{N}}{127} \times\left(\mathrm{V}_{\mathrm{D}} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)\right)$
$\mathrm{N}=0$ to 127 (decimal)

### 8.4 Variable Gain Instrumentation Amplifier

A variable gain instrumentation amplifier can be implemented using the MCP41HVXX along with a high voltage dual analog switch and a high voltage instrumentation amplifier.
Figure 8-4. The equation to calculate the voltage output is shown in Figure 8-1.


FIGURE 8-5: Variable Gain Instrumentation Amplifier for Data Acquisition System.

EQUATION 8-2: DAC OUTPUT VOLTAGE CALCULATION

$$
\begin{aligned}
& \text { 8-bit } \\
& \text { Gain(N)=1+ } \frac{49.4 \mathrm{k} \Omega}{(\mathrm{~N} / 255) \times R_{\mathrm{AB}}} \\
& \mathrm{~N}=0 \text { to } 255 \text { (decimal) }
\end{aligned}
$$

7-bit

$$
\text { 7-bit } \operatorname{Gain}(N)=1+\frac{49.4 \mathrm{k} \Omega}{(\mathrm{~N} / 127) \times R_{\mathrm{AB}}}
$$

$$
\mathrm{N}=0 \text { to } 127 \text { (decimal) }
$$

### 8.5 Audio Volume Control

A digital volume control can be implemented with the MCP41HVXX. Figure $8-6$ shows a simple audio volume control implementation.
Figure 8-7 shows a circuit-referenced voltage detect circuit. The output of this circuit could be used to control the Wiper Latch of the MCP41HVXX device in the Audio Volume control circuit to reduce zipper noise or to update the different channels at the same time.
The op amp (U1) could be an MCP6001, while the general purpose comparators (U2 and U3) could be an MCP6541. U4 is a simple AND gate.
U1 establishes the signal zero reference. The upper limit of the comparator is set above its offset. The WLAT pin is forced high whenever the voltage falls between 2.502 V and 2.497 V (a 0.005 V window).

The capacitor C 1 AC couples the $\mathrm{V}_{\mathrm{IN}}$ signal into the circuit, before feeding into the windowed comparator (and MCP41HVXX Terminal A pin).


FIGURE 8-6: Audio Volume Control.


### 8.6 Programmable Power Supply

The ADP1611 is a step-up DC-to-DC switching converter. Using the MCP41HVXX device allows the power supply to be programmable up to 20 V . Figure 8-7 shows a programmable power supply implementation.
Equation 8-3 shows the equation to calculate the output voltage of the programmable power supply. This output is derived from the $R_{B W}$ resistance of the MCP41HVXX device and the $R_{2}$ resistor. The ADP1611 will adjust its output voltage to maintain 1.23 V on the FB pin.

When power is connected, L1 acts as a short, and $\mathrm{V}_{\text {OUT }}$ is a diode drop below the +5 V voltage. The $\mathrm{V}_{\text {OUT }}$ voltage will ramp to the programmed value.


FIGURE 8-8:
Programmable Power
Supply.
EQUATION 8-3: POWER SUPPLY OUTPUT VOLTAGE CALCULATION

$$
\begin{aligned}
& \text { 8-bit } \\
& \mathrm{V}_{\text {OUT }}(\mathrm{N})=1.23 \mathrm{~V} \times\left(1+\left(\frac{\frac{\mathrm{N}^{*} \mathrm{R}_{\mathrm{AB}}}{255}}{\mathrm{R}_{2}}\right)\right) \\
& \mathrm{N}=0 \text { to } 255 \text { (decimal) }
\end{aligned}
$$


$\mathrm{N}=0$ to 127 (decimal)

### 8.7 Programmable Bidirectional Current Source

A programmable bidirectional current source can be implemented with the MCP41HVXX. Figure 8-9 shows an implementation where U1 and U2 work together to deliver the desired current (dependent on selected device) in both directions. The circuit is symmetrical $\left(R_{1 A}=R_{1 B}, R_{2 A}=R_{2 B}, R_{3 A}=R_{3 B}\right)$ in order to improve stability. If the resistors are matched, the load current $\left(I_{\mathrm{L}}\right)$ calculation is shown below:

## EQUATION 8-4: LOAD CURRENT (IL)

$$
I_{L}=\frac{\left(R_{2 A}+R_{3 A}\right)}{R_{1 A} * R_{3 A}} \times V_{W}
$$



FIGURE 8-9: Programmable Bidirectional Current Source.

### 8.8 LCD Contrast Control

The MCP41HVXX can be used for LCD contrast control. Figure $8-10$ shows a simple programmable LCD contrast control implementation.
Some LCD panels support a fixed power supply of up to 28 V . The high voltage digital potentiometer's wiper can support contrast adjustments through the entire voltage range.


FIGURE 8-10: Programmable Contrast
Control.

### 8.9 Serial Interface Communication Times

Table 8-2 shows the time for each SPI serial interface command as well as the effective data update rate that can be supported by the digital interface (based on the two SPI serial interface frequencies). So, the Serial Interface performance, along with the wiper response time, would be used to determine your application's volatile Wiper register update rate.

TABLE 8-2: SERIAL INTERFACE TIMES / FREQUENCIES

| Command | \# of Serial Interface bits | Example |  | Command <br> Time ( $\mu \mathrm{s}$ ) |  | Effective Data Update Frequency (kHz) ${ }^{(2)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | \# Bytes <br> Transferred | \# of Serial Interface bits | 1MHz | 10MHz | 1MHz | 10MHz |
| Write Single Byte | 16 | 1 | 16 | 16 | 1.6 | 62,500 | 625,000 |
| Write Continuous Bytes | N * 16 | 5 | 80 | 80 | 8 | 12,500 | 125,000 |
| Read Byte | 16 | 1 | 16 | 16 | 1.6 | 62,500 | 625,000 |
| Read Continuous Bytes | N * 16 | 5 | 80 | 80 | 8 | 12,500 | 125,000 |
| Increment Wiper | 8 | 1 | 8 | 8 | 0.8 | 125,000 | 1,250,000 |
| Continuous Increments | N * 8 | 5 | 40 | 40 | 4 | 25,000 | 250,000 |
| Decrement Wiper | 8 | 1 | 8 | 8 | 0.8 | 125,000 | 1,250,000 |
| Continuous Decrements | N * 8 | 5 | 40 | 40 | 4 | 25,000 | 250,000 |

Note 1: Includes the Start or Stop bits.
2: This is the command frequency multiplied by the number of bytes transferred.

### 8.10 Design Considerations

In the design of a system with the MCP41HVX1 devices, the following considerations should be taken into account:

## - Power Supply Considerations

- Layout Considerations


### 8.10.1 POWER SUPPLY

 CONSIDERATIONSThe typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-11 illustrates an appropriate bypass strategy.
In this example, the recommended bypass capacitor value is $0.1 \mu \mathrm{~F}$. This capacitor should be placed as close (within 4 mm ) to the device power pin $\left(\mathrm{V}_{\mathrm{L}}\right)$ as possible.
The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, V+ and Vshould reside on the analog plane.


FIGURE 8-11: Typical Microcontroller Connections.

### 8.10.2 LAYOUT CONSIDERATIONS

In the design of a system with the MCP41HVX1 devices, the following layout considerations should be taken into account:

- Noise
- PCB Area Requirements
- Power Dissipation


### 8.10.2.1 Noise

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP41HVX1's performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR). Multi-layer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.
If low noise is desired, breadboards and wire-wrapped boards are not recommended.

### 8.10.2.2 PCB Area Requirements

In some applications, PCB area is a criteria for device selection. Table 8-3 shows the package dimensions and area for the different package options. The table also shows the relative area factor compared to the smallest area. For space critical applications, the QFN package would be the suggested package.

TABLE 8-3: PACKAGE FOOTPRINT ( 1 )

| Package |  |  | Package Footprint |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Type | Code | Dimensions (mm) |  |  |  |
| Q |  |  | X | Y |  |  |
| 14 | TSSOP | ST | 5.10 | 6.40 | 32.64 | 1.31 |
| 20 | QFN | MQ | 5.00 | 5.00 | 25.00 | 1 |

Note 1: Does not include recommended land pattern dimensions.

### 8.10.3 RESISTOR TEMPCO

Characterization curves of the resistor temperature coefficient (Tempco) are shown in the device characterization graphs.

These curves show that the resistor network is designed to correct for the change in resistance as temperature increases. This technique reduces the end-to-end change in $\mathrm{R}_{\mathrm{AB}}$ resistance.

### 8.10.3.1 Power Dissipation

The power dissipation of the high-voltage digital potentiometer will most likely be determined by the power dissipation through the resistor networks.
Table 8-4 shows the power dissipation through the resistor ladder $\left(R_{A B}\right)$ when Terminal $A=+18 \mathrm{~V}$ and Terminal $B=-18 \mathrm{~V}$. This is not the worst case power dissipation based on the 25 mA terminal current specification. Table 8-4 show the worst case current (per resistor network), which is independent of the $R_{A B}$ value).

## TABLE 8-4: $\quad R_{\text {AB }}$ POWER DISSIPATION

| $\mathrm{R}_{\text {AB }}$ Resistance ( $\Omega$ ) |  |  | $\begin{gathered} \left\|\mathrm{V}_{\mathrm{A}}\right\|+\left\|\mathrm{V}_{\mathrm{B}}\right\| \\ = \\ (\mathrm{V}) \end{gathered}$ | $\begin{aligned} & \text { Power } \\ & \left(\begin{array}{c} \mathrm{mW} \\ (1) \end{array}\right. \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Typical | Min | Max |  |  |
| 5,000 | 4,000 | 6,000 | 36 | 324 |
| 10,000 | 8,000 | 12,000 | 36 | 162 |
| 50,000 | 40,000 | 60,000 | 36 | 32.4 |
| 100,000 | 80,000 | 120,000 | 36 | 16.2 |

Note 1: Power $=V^{*} I=V^{2} / R_{A B(M I N)}$.
TABLE 8-5: $\quad R_{B W}$ POWER DISSIPATION

| $\mathbf{R}_{\mathrm{AB}}(\Omega)$ <br> (Typical) | $\left\|V_{w}\right\|+\left\|V_{B}\right\|=$ <br> (V) | $\begin{gathered} \text { IBW (2) } \\ (\mathrm{mA}) \end{gathered}$ | $\begin{aligned} & \text { Power } \\ & (\mathrm{mW})(1) \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 5,000 | 36 | 25 | 900 |
| 10,000 | 36 | 12.5 | 450 |
| 50,000 | 36 | 6.5 | 234 |
| 100,000 | 36 | 6.5 | 234 |

Note 1: Power = V*I.
2: See Electrical Specifications (max $I_{W}$ ).

MCP41HVX1

NOTES:

### 9.0 DEVICE OPTIONS

### 9.1 Standard Options

### 9.1.1 POR/BOR WIPER SETTING

The default wiper setting (mid-scale) is indicated by the customer in three digit suffix: -202, -502, -103 and -503. Table 9-1 indicates the device's default settings.

TABLE 9-1: DEFAULT POR/BOR WIPER SETTING SELECTION

| Typical $\mathrm{R}_{\mathrm{AB}}$ Value |  | Default POR Wiper Setting | Device Resolution | Wiper Code |
| :---: | :---: | :---: | :---: | :---: |
| 5.0 k | -502 | Mid-scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| $10.0 \mathrm{k} \Omega$ | -103 | Mid-scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| $50.0 \mathrm{k} \Omega$ | -503 | Mid-scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| $100.0 \mathrm{k} \Omega$ | -104 | Mid-scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |

### 9.2 Custom Options

Custom options can be made available.

### 9.2.1 CUSTOM WIPER VALUE ON POR/ BOR EVENT

Customers can specify a custom wiper setting via the NSCAR process.

Note 1: Non-Recurring Engineering (NRE) charges and minimum ordering requirements for custom orders. Please contact Microchip sales for additional information.
2: A custom device will be assigned custom device marking.

MCP41HVX1

NOTES:

### 10.0 DEVELOPMENT SUPPORT

### 10.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP41HVX1 devices. The currently available tools are shown in Table 10-1.
Figure 10-1 shows how the TSSOP20EV bond-out PCB can be populated to easily evaluate the MCP41HVX1 devices. Evaluation can use the PICkit ${ }^{\text {TM }}$ Serial Analyzer to control the position of the volatile Wiper and state of the TCON register.
Figure 10-2 shows how the SOIC14EV bond-out PCB can be populated to evaluate the MCP41HVX1 devices. The use of the PICkit Serial Analyzer would require blue wire since the header H 1 is not compatibly connected.
These boards may be purchased directly from the Microchip web site at www.microchip.com.

### 10.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs, and Design Guides. Table 10-2 shows some of these documents.

TABLE 10-1: DEVELOPMENT TOOLS

| Board Name | Part \# | Comment |
| :--- | :--- | :--- |
| 20-pin TSSOP and SSOP Evaluation Board | TSSOP20EV | Can easily interface to PICkit Serial Analyzer <br> (Order \#: DV164122) |
| 14-pin SOIC/TSSOP/DIP Evaluation Board | SOIC14EV |  |

TABLE 10-2: TECHNICAL DOCUMENTATION

| Application <br> Note Number | Title | Literature \# |
| :--- | :--- | :--- |
| TB3073 | Implementing a 10-bit Digital Potentiometer with an 8-bit Digital Potentiometer | DS93073 |
| AN1316 | Using Digital Potentiometers for Programmable Amplifier Gain | DS01316 |
| AN1080 | Understanding Digital Potentiometers Resistor Variations | DS01080 |
| AN737 | Using Digital Potentiometers to Design Low-Pass Adjustable Filters | DS00737 |
| AN692 | Using a Digital Potentiometer to Optimize a Precision Single Supply Photo Detect | DS00692 |
| AN691 | Optimizing the Digital Potentiometer in Precision Circuits | DS00691 |
| AN219 | Comparing Digital Potentiometers to Mechanical Potentiometers | DS00219 |
| - | Digital Potentiometer Design Guide | DS22017 |
| - | Signal Chain Design Guide | DS21825 |
| - | Analog Solutions for Automotive Applications Design Guide | DS01005 |



FIGURE 10-1: Digital Potentiometer Evaluation Board Circuit Using TSSOP20EV.


FIGURE 10-2:
Digital Potentiometer Evaluation Board Circuit Using SOIC14EV.

MCP41HVX1

NOTES:

### 11.0 PACKAGING INFORMATION

### 11.1 Package Marking Information

14-Lead TSSOP (4.4 mm)


Example


| Part Number | Code | Part Number | Code |
| :---: | :---: | :---: | :---: |
| MCP41HV51-502E/ST | 41 H 51502 | MCP41HV31-502E/ST | 41 H 31502 |
| MCP41HV51-103E/ST | 41 H 51103 | MCP41HV31-103E/ST | 41 H 31103 |
| MCP41HV51-503E/ST | 41 H 51503 | MCP41HV31-503E/ST | 41 H 31503 |
| MCP41HV51-104E/ST | 41 H 51104 | MCP41HV31-104E/ST | 41 H 31104 |

20-Lead QFN ( $5 \times 5 \times 0.9 \mathrm{~mm}$ )


Example


| Part Number | Code | Part Number ${ }^{1320}{ }^{256}$ Code |  |
| :---: | :---: | :---: | :---: |
| MCP41HV51-502E/MQ | $502 \mathrm{E} / \mathrm{MQ}$ | MCP41HV31-502E/MQ | $502 \mathrm{E} / \mathrm{MQ}$ |
| MCP41HV51-103E/MQ | 103E/MQ | MCP41HV31-103E/MQ | $103 \mathrm{E} / \mathrm{MQ}$ |
| MCP41HV51-503E/MQ | $503 \mathrm{E} / \mathrm{MQ}$ | MCP41HV31-503E/MQ | $503 \mathrm{E} / \mathrm{MQ}$ |
| MCP41HV51-104E/MQ | $104 \mathrm{E} / \mathrm{MQ}$ | MCP41HV31-104E/MQ | $104 \mathrm{E} / \mathrm{MQ}$ |


| Legend: | $\begin{aligned} & \text { XX...X } \\ & Y \\ & \text { YY } \\ & \text { WW } \\ & \text { NNN } \\ & \text { e3 } \end{aligned}$ | Customer-specific information <br> Year code (last digit of calendar year) <br> Year code (last 2 digits of calendar year) <br> Week code (week of January 1 is week ' 01 ') <br> Alphanumeric traceability code <br> RoHS Compliant JEDEC designator for Matte Tin (Sn) <br> This package is RoHS Compliant. The RoHS Compliant <br> JEDEC designator (e3) can be found on the outer packaging for this package. |
| :---: | :---: | :---: |
| Note: | ev carri racte | the full Microchip part number cannot be marked on one line over to the next line, thus limiting the number of aval customer-specific information. |

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing C04-087C Sheet 1 of 2

## 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |
| Number of Pins | N | 14 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | - | - | 1.20 |
| Molded Package Thickness | A 2 | 0.80 | 1.00 | 1.05 |
| Standoff | A 1 | 0.05 | - | 0.15 |
| Overall Width | E | 6.40 BSC |  |  |
| Molded Package Width | E 1 | 4.30 | 4.40 | 4.50 |
| Molded Package Length | D | 4.90 | 5.00 | 5.10 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | $\mathrm{L} 1)$ | 1.00 REF |  |  |
| Foot Angle | $\varphi$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | 0.09 | - | 0.20 |
| Lead Width | b | 0.19 | - | 0.30 |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  |  |  |  |  | MIN | NOM | MAX |
| Contact Pitch | E | 0.65 BSC |  |  |  |  |  |  |  |
| Contact Pad Spacing | C1 |  | 5.90 |  |  |  |  |  |  |
| Contact Pad Width (X14) | X 1 |  |  | 0.45 |  |  |  |  |  |
| Contact Pad Length (X14) | Y 1 |  |  | 1.45 |  |  |  |  |  |
| Distance Between Pads | G | 0.20 |  |  |  |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2087A

## 20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 20 |  |  |
| Pitch | e | 0.50 BSC |  |  |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF |  |  |
| Overall Width | E | 4.00 BSC |  |  |
| Exposed Pad Width | E2 | 2.60 | 2.70 | 2.80 |
| Overall Length | D | 4.00 BSC |  |  |
| Exposed Pad Length | D2 | 2.60 | 2.70 | 2.80 |
| Contact Width | b | 0.18 | 0.25 | 0.30 |
| Contact Length | L | 0.30 | 0.40 | 0.50 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-126B

20-Lead Plastic Quad Flat, No Lead Package (ML) - $4 \times 4$ mm Body [QFN]
With 0.40 mm Contact Length
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  |  |  |
| MILLIMETERS |  |  |  |  |  |
| Contact Pitch | E | 0.50 BSC |  |  |  |
| Optional Center Pad Width | W 2 |  |  | MAX |  |
| Optional Center Pad Length | T 2 |  |  | 2.50 |  |
| Contact Pad Spacing | C 1 |  | 3.93 |  |  |
| Contact Pad Spacing | C 2 |  | 3.93 |  |  |
| Contact Pad Width | X 1 |  |  | 0.30 |  |
| Contact Pad Length | Y 1 |  |  | 0.73 |  |
| Distance Between Pads | G | 0.20 |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2126A

## APPENDIX A: REVISION HISTORY

Revision A (May 2013)

- Original Release of this Document.


## APPENDIX B: TERMINOLOGY

This appendix discusses the terminology used in this document as well as describes how a parameter is measured.

## B. 1 Potentiometer (Voltage Divider)

The potentiometer configuration is when all three terminals of the device are tied to different nodes in the circuit. This allows the potentiometer to output a voltage proportional to the input voltage. This configuration is sometimes called voltage divider mode. The potentiometer is used to provide a variable voltage by adjusting the wiper position between the two endpoints as shown in Figure B-1. Reversing the polarity of the $A$ and $B$ terminals will not affect operation.


## FIGURE B-1: POTENTIOMETER

## CONFIGURATION.

The temperature coefficient of the $R_{A B}$ resistors is minimal by design. In this configuration, the resistors all change uniformly, so minimal variation should be seen.

## B. 2 Rheostat (Variable Resistor)

The rheostat configuration is when two of the three digital potentiometer's terminals are used as a resistive element in the circuit. With terminal W (wiper) and either terminal A or terminal B, a variable resistor is created. The resistance will depend on the tap setting of the wiper (and the wiper's resistance). The resistance is controlled by changing the wiper setting. Figure B-2 shows the two possible resistors that can be used. Reversing the polarity of the $A$ and $B$ terminals will not affect operation.


FIGURE B-2:
RHEOSTAT
CONFIGURATION.

## B. 3 Resolution

The resolution is the number of Wiper output states that divide the full-scale range. For the 8 -bit digital potentiometer, the resolution is $2^{8}$, meaning the digital potentiometer Wiper code ranges from 0 to 255.

## B. 4 Step Resistance ( $\mathbf{R}_{\mathrm{S}}$ )

The resistance Step size $\left(R_{S}\right)$ equates to one LSb of the resistor ladder. Equation B-1 shows the calculation for the step resistance $\left(\mathrm{R}_{\mathrm{S}}\right)$.

## EQUATION B-1: $\quad \mathbf{R}_{\mathrm{S}}$ CALCULATION

Ideal

$$
R_{S(\text { Ideal })}=\frac{R_{A B}}{2^{N}-1} \quad \text { or } \quad \frac{\left(V_{A}-V_{B}\right) / I_{A B}}{2^{N}-1}
$$

## Measured

$$
R_{S(\text { Measured })}=\frac{\left(V_{W(@ F S)}-V_{W(@ Z S)}\right) / I_{A B}}{2^{N}-1}
$$

where:

$$
\begin{aligned}
2^{\mathrm{N}}-1= & 255(\mathrm{MCP} 41 \mathrm{HV} 51 / 61) \\
& =127(\mathrm{MCP} 41 \mathrm{HV} 31 / 41) \\
\mathrm{V}_{\mathrm{A}}= & \text { Voltage on Terminal A pin } \\
\mathrm{V}_{\mathrm{B}}= & \text { Voltage on Terminal B pin } \\
\mathrm{I}_{\mathrm{AB}}= & \text { Measured Current through A and B pins } \\
\mathrm{V}_{\mathrm{W}(@ \mathrm{FS})}= & \text { Measured Voltage on W pin at } \\
& \text { Full-Scale code (FFh or 7Fh) } \\
\mathrm{V}_{\mathrm{W}(@ Z S)}= & \text { Measured Voltage on W pin at } \\
& \text { Zero-Scale code }(00 \mathrm{~h})
\end{aligned}
$$

## B. 5 Wiper Resistance

Wiper resistance is the series resistance of the analog switch that connects the selected resistor ladder node to the Wiper Terminal common signal (see Figure 5-1).
A value in the volatile wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder.

The resistance is dependent on the voltages on the analog switch source, gate, and drain nodes, as well as the device's wiper code, temperature, and the current through the switch. As the device voltage decreases, the wiper resistance increases.
The wiper resistance is measured by forcing a current through the W and B terminals ( $\mathrm{l}_{\mathrm{WB}}$ ) and measuring the voltage on the $W$ and $A$ terminals ( $\mathrm{V}_{\mathrm{W}}$ and $\mathrm{V}_{\mathrm{A}}$ ). Equation $\mathrm{B}-2$ shows how to calculate this resistance.

EQUATION B-2: $\quad R_{W}$ CALCULATION

$$
R_{W(\text { Measured })}=\frac{\left(V_{W}-V_{A}\right)}{I_{W B}}
$$

where:
$\mathrm{V}_{\mathrm{A}}=$ Voltage on Terminal A pin
$\mathrm{V}_{\mathrm{W}}=$ Voltage on Terminal W pin
$I_{W B}=$ Measured current through W and B pins
The wiper resistance in potentiometer-generated voltage divider applications is not a significant source of error (it does not effect the output voltage seen on the W pin).
The wiper resistance in rheostat applications can create significant nonlinearity as the wiper is moved toward zero scale (00h). The lower the nominal resistance, the greater the possible error.

## B. $6 \quad \mathrm{R}_{\mathrm{zs}}$ Resistance

The analog switch between the resistor ladder and the Terminal B pin introduces a resistance, which we call the Zero-Scale resistance ( $\mathrm{R}_{\mathrm{zs}}$ ). Equation B-3 shows how to calculate this resistance.

EQUATION B-3: $\quad R_{Z S}$ CALCULATION

$$
R_{Z S(\text { Measured })}=\frac{\left(V_{W(@ z S)}-V_{B}\right)}{I_{A B}}
$$

where:
$\mathrm{V}_{\mathrm{W}(@ \mathrm{ZS})}=$ Voltage on Terminal W pin
at Zero-Scale wiper code
$V_{B}=$ Voltage on Terminal B pin
$I_{W B}=$ Measured Current through $A$ and $B$ pins

## B. $7 \quad \mathbf{R}_{\text {FS }}$ Resistance

The analog switch between the resistor ladder and the Terminal A pin introduces a resistance, which we call the Full-Scale resistance ( $\mathrm{R}_{\mathrm{FS}}$ ). Equation B-4 shows how to calculate this resistance.

EQUATION B-4: $\quad R_{\text {FS }}$ CALCULATION

$$
R_{F S(\text { Measured })}=\frac{\left(V_{A}-V_{W(@ F S)}\right)}{I_{A B}}
$$

where:
$\mathrm{V}_{\mathrm{A}}=$ Voltage on Terminal A pin
$\mathrm{V}_{\mathrm{W}(@ \mathrm{FS})}=$ Voltage on Terminal W pin at Full-Scale wiper code
$I_{W B}=$ Measured Current through $A$ and $B$ pins

## B. 8 Least Significant Bit (LSb)

This is the difference between two successive codes (either in resistance or voltage). For a given output range it is divided by the resolution of the device (Equation B-5).

EQUATION B-5: LSb CALCULATION

| Ideal |  |  |
| :---: | :---: | :---: |
|  | In Resistance | In Voltage |
| LSb(Ideal) $=$ | $R_{\text {AB }}$ | $V_{A}-V_{B}$ |
|  | $2^{N}-1$ | $\overline{2^{N}-1}$ |

## Measured

LSb(Measured) $=$

$$
\begin{aligned}
& \frac{\left(V_{W(@ F S)}-V_{W(@ Z S)}\right) / I_{A B}}{2^{N}-1} \\
& \frac{V_{W(@ F S)}-V_{W(@ Z S)}}{2^{N}-1}
\end{aligned}
$$

where:

$$
\begin{aligned}
& 2^{N}-1=255(M C P 41 H V 51 / 61) \\
&=127(\text { MCP41HV31/41) } \\
& \mathrm{V}_{\mathrm{A}}= \text { Voltage on Terminal A pin } \\
& \mathrm{V}_{\mathrm{B}}=\text { Voltage on Terminal B pin } \\
& \mathrm{V}_{\mathrm{AB}}= \text { Measured Voltage between A and B pins } \\
& \mathrm{I}_{\mathrm{AB}}=\text { Measured Current through A and B pins } \\
& \mathrm{V}_{\mathrm{W}(@ F S)}= \text { Measured Voltage on W pin at } \\
& \quad \text { Full-Scale code (FFh or 7Fh) } \\
& \mathrm{V}_{\mathrm{W}(@ Z S)}= \text { Measured Voltage on W pin at } \\
& \text { Zero-Scale code }(00 \mathrm{~h})
\end{aligned}
$$

## B. 9 Monotonic Operation

Monotonic operation means that the device's output (resistance $\left(\mathrm{R}_{\mathrm{BW}}\right)$ or voltage ( $\left.\mathrm{V}_{\mathrm{W}}\right)$ ) increases with every one code step (LSb) increment of the wiper register.


FIGURE B-3: THEORETICAL $V_{w}$ OUTPUT VS CODE (MONOTONIC OPERATION).


## B. 10 Full-Scale Error ( $\mathrm{E}_{\mathrm{FS}}$ )

The Full-Scale Error (see Figure B-5) is the error of the $\mathrm{V}_{\mathrm{W}}$ pin relative to the expected $\mathrm{V}_{\mathrm{W}}$ voltage (theoretical) for the maximum device Wiper register code (code FFh for 8-bit and code 7Fh for 7-bit), see Equation B-6. The error is dependent on the resistive load on the $\mathrm{V}_{\text {OUT }}$ pin (and where that load is tied to, such as $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ). For loads (to $\mathrm{V}_{\mathrm{SS}}$ ) greater than specified, the full scale error will be greater.
The error in bits is determined by the theoretical voltage step size to give an error in LSb.

Note: Analog switch leakage increases with temperature. This leakage increase substantially at higher temperatures (> $\sim 100^{\circ} \mathrm{C}$ ).
As analog switch leakage increases, the Full-Scale output value decreases, which increases the Full-Scale Error.

## EQUATION B-6: FULL-SCALE ERROR

$$
E_{F S}=\frac{V_{W(@ F S)}-V_{A}}{V_{L S b(I D E A L)}}
$$

Where:
$E_{F S}$ is expressed in LSb
$\mathrm{V}_{\mathrm{W} @ F S}$ ) is the $\mathrm{V}_{\mathrm{W}}$ voltage when the Wiper register code is at Full-scale.
$V_{\text {IDEAL(@FS) }}$ is the ideal output voltage when the Wiper register code is at Full-scale.
$\mathrm{V}_{\mathrm{LSb}(\text { IDEAL) }}$ is the theoretical voltage step size.


FIGURE B-5: FULL-SCALE ERROR EXAMPLE.

## B. 11 Zero-Scale Error ( $E_{z s}$ )

The Zero-Scale Error (see Figure B-6) is the difference between the ideal and measured $\mathrm{V}_{\text {OUT }}$ voltage with the Wiper register code equal to 00h (Equation B-7). The error is dependent on the resistive load on the $V_{\text {OUT }}$ pin (and where that load is tied to, such as $V_{S S}$ or $V_{D D}$ ). For loads (to $V_{D D}$ ) greater than specified, the zero scale error will be greater.
The error in bits is determined by the theoretical voltage step size to give an error in LSb.

Note: Analog switch leakage increases with temperature. This leakage increase substantially at higher temperatures (> $\sim 100^{\circ} \mathrm{C}$ ). As analog switch leakage increases the Zero-Scale output value decreases, which decreases the Zero-Scale Error.

## EQUATION B-7: ZERO SCALE ERROR

$$
E_{Z S}=\frac{V_{W @ Z S)}}{V_{L S b(I D E A L)}}
$$

Where:
$\mathrm{E}_{\mathrm{FS}}$ is expressed in LSb
$\mathrm{V}_{\mathrm{W} @ z s)}$ is the $\mathrm{V}_{\mathrm{W}}$ voltage when the Wiper register code is at Zero-scale.
$\mathrm{V}_{\text {LSb(IDEAL) }}$ is the theoretical voltage step size.


FIGURE B-6:
ZERO-SCALE ERROR EXAMPLE.

## B. 12 Integral Non-linearity (P-INL) Potentiometer Configuration

The Potentiometer Integral nonlinearity (P-INL) error is the maximum deviation of an actual $\mathrm{V}_{\mathrm{W}}$ transfer function from an ideal transfer function (straight line).
In the MCP41HVX1, P-INL is calculated using the Zero-Scale and Full-Scale wiper code end points. PINL is expressed in LSb. P-INL is also called relative accuracy. Equation B-8 shows how to calculate the P INL error in LSb and Figure B-7 shows an example of P-INL accuracy.
Positive P-INL means higher $\mathrm{V}_{\mathrm{W}}$ voltage than ideal. Negative P-INL means lower $\mathrm{V}_{\mathrm{W}}$ voltage than ideal.

Note: Analog switch leakage increases with temperature. This leakage increase substantially at higher temperatures (> $\sim 100^{\circ} \mathrm{C}$ ). As analog switch leakage increases, the Wiper output voltage ( $\mathrm{V}_{\mathrm{W}}$ ) decreases, which effects the INL Error.

## EQUATION B-8: P-INL ERROR

$$
\left.\left.E_{I N L}=\frac{\left(V_{W(@ C o d e)}-\left(V_{L S b}(\text { Measured })\right.\right.}{} * \text { Code }\right)\right)
$$

Where:
INL is expressed in LSb.

$$
\begin{aligned}
\text { Code }= & \text { Wiper Register Value } \\
V_{W(@ C o d e)}= & \text { The measured } V_{\mathrm{W}} \text { output } \\
& \text { voltage with a given Wiper } \\
& \text { register code } \\
\mathrm{V}_{\mathrm{LSb}}= & \text { For Ideal: } \\
& \mathrm{V}_{\mathrm{AB}} / \text { Resolution } \\
& \text { For Measured: } \\
& \left(\mathrm{V}_{\mathrm{W}(@ \mathrm{FS})}-\mathrm{V}_{\mathrm{W}(@ \mathrm{ZS})}\right) / 255
\end{aligned}
$$



FIGURE B-7:
P-INL ACCURACY.

## B. 13 Differential Nonlinearity (P-DNL) Potentiometer Configuration

The Potentiometer Differential nonlinearity (P-DNL) error (see Figure $B-8$ ) is the measure of $V_{W}$ step size between codes. The ideal step size between codes is 1 LSb. A P-DNL error of zero would imply that every code is exactly 1 LSb wide. If the P-DNL error is less than 1 LSb , the Digital Potentiometer guarantees monotonic output and no missing codes. The P-DNL error between any two adjacent codes is calculated in Equation B-9.
P-DNL error is the measure of variations in code widths from the ideal code width.

Note: Analog switch leakage increases with temperature. This leakage increase substantially at higher temperatures (> $100^{\circ} \mathrm{C}$ ). As analog switch leakage increases, the Wiper output voltage ( $\mathrm{V}_{\mathrm{W}}$ ) decreases, which effects the DNL Error.

## EQUATION B-9: P-DNL ERROR

$E_{D N L}=\frac{\left.\left(V_{W(\text { code }=n+1)}-V_{W(\text { code }=n)}\right)-V_{L S b(\text { Measured })}\right)}{V_{L S b(\text { Measured })}}$
Where:
DNL is expressed in LSb.

$$
\begin{aligned}
\left.V_{W(\text { Code }}=n\right)= & \text { The measured } V_{W} \text { output } \\
& \text { voltage with a given Wiper } \\
& \text { register code. } \\
V_{\mathrm{LSb}}= & \text { For Ideal: } \\
& V_{\mathrm{AB}} / \text { Resolution } \\
& \text { For Measured: } \\
& \left(\mathrm{V}_{\mathrm{W}(@ \mathrm{CS})}-\mathrm{V}_{\mathrm{W}(@ \mathrm{BS})}\right) / \# \text { of } \mathrm{R}_{\mathrm{S}}
\end{aligned}
$$



FIGURE B-8: P-DNL ACCURACY.

## B. 14 Integral Non-linearity (R-INL) Rheostat Configuration

The Rheostat Integral nonlinearity (R-INL) error is the maximum deviation of an actual $R_{B W}$ transfer function from an ideal transfer function (straight line).
In the MCP41HVX1, INL is calculated using the ZeroScale and Full-Scale wiper code end points. R-INL is expressed in LSb. R-INL is also called relative accuracy. Equation B-10 shows how to calculate the RINL error in LSb and Figure B-9 shows an example of R-INL accuracy.
Positive R-INL means higher $\mathrm{V}_{\text {OUT }}$ voltage than ideal. Negative R-INL means lower $\mathrm{V}_{\text {OUT }}$ voltage than ideal.

EQUATION B-10: R-INL ERROR
$E_{I N L}=\frac{\left(R_{B W(@ c o d e)}-R_{B W(I d e a l)}\right)}{R_{L S b(I d e a l)}}$
Where:
INL is expressed in LSb.
$R_{B W(\text { Code }=n)}=\begin{aligned} & \text { The measured } \mathrm{R}_{\mathrm{BW}} \text { resistance } \\ & \text { with a given wiper register code }\end{aligned}$
$R_{L S b}=$ For Ideal:
$\mathrm{R}_{\mathrm{AB}}$ / Resolution
For Measured:
$\mathrm{R}_{\text {BW(@FS) }}$ / \# of $\mathrm{R}_{\mathrm{S}}$


FIGURE B-9: R-INL ACCURACY.

## B. 15 Differential Nonlinearity (R-DNL) Rheostat Configuration

The Rheostat Differential nonlinearity ( $\mathrm{R}-\mathrm{DNL}$ ) error (see Figure $B-10$ ) is the measure of $R_{B W}$ step size between codes in actual transfer function. The ideal step size between codes is 1 LSb . A R-DNL error of zero would imply that every code is exactly 1 LSb wide. If the R-DNL error is less than 1 LSb , the $\mathrm{R}_{\mathrm{BW}}$ Resistance guarantees monotonic output and no missing codes. The R-DNL error between any two adjacent codes is calculated in Equation B-11.

R-DNL error is the measure of variations in code widths from the ideal code width. A R-DNL error of zero would imply that every code is exactly 1 LSb wide.

## EQUATION B-11: R-DNL ERROR

$E_{D N L}=$

$$
\left.\left.\frac{\left.\left(V_{\text {OUT }(\text { code }}=n+1\right)-V_{\text {OUT }(\text { code }}=n\right)}{}\right)-V_{L S b(\text { Measured })}\right)
$$

Where:
DNL is expressed in LSb.
$R_{B W(\text { Code }=n)}=$ The measured $\mathrm{R}_{\mathrm{BW}}$ resistance with a given wiper register code
$R_{\text {LSb }}=$ For Ideal:
$\mathrm{R}_{\mathrm{AB}}$ / Resolution
For Measured:
$\mathrm{R}_{\mathrm{BW} \text { (@FS) }}$ / \# of $\mathrm{R}_{\mathrm{S}}$


FIGURE B-10: R-DNL ACCURACY.

## B. 16 Total Unadjusted Error ( $\mathrm{E}_{\mathrm{T}}$ )

The Total Unadjusted Error $\left(\mathrm{E}_{\mathrm{T}}\right)$ is the difference between the ideal and measured $\mathrm{V}_{\mathrm{W}}$ voltage. Typically, calibration of the output voltage is implemented to improve system performance.
The error in bits is determined by the theoretical voltage step size to give an error in LSb.
Equation B-12 shows the Total Unadjusted Error calculation.

Note: Analog switch leakage increases with temperature. This leakage increase substantially at higher temperatures ( $>\sim 100^{\circ} \mathrm{C}$ ). As analog switch leakage increases, the Wiper output voltage ( $\mathrm{V}_{\mathrm{W}}$ ) decreases, which effects the total Unadjusted Error.

## EQUATION B-12: TOTAL UNADJUSTED ERROR CALCULATION



## B. 17 Settling Time

The Settling time is the time delay required for the $\mathrm{V}_{\mathrm{W}}$ voltage to settle into its new output value. This time is measured from the start of code transition, to when the $\mathrm{V}_{\mathrm{W}}$ voltage is within the specified accuracy. It is related to the RC characteristics of the resistor ladder and wiper switches.
In the MCP41HVX1, the settling time is a measure of the time delay until the $\mathrm{V}_{\mathrm{W}}$ voltage reaches within 0.5 LSb of its final value, when the volatile Wiper Register changes from Zero Scale to Full Scale (or Full Scale to Zero Scale).

## B. 18 Major-Code Transition Glitch

Major-code transition glitch is the impulse energy injected into the Wiper pin when the code in the Wiper register changes state. It is normally specified as the area of the glitch in nV -Sec, and is measured when the digital code is changed by 1 LSb at the major carry transition (Example: 01111111 to 10000000, or 10000000 to 01111111 ).

## B. 19 Digital Feedthrough

The Digital feedthrough is the glitch that appears at the analog output caused by coupling from the digital input pins of the device. The area of the glitch is expressed in nV -Sec, and is measured with a full-scale change (Example: all 0s to all 1s and vice versa) on the digital input pins. The digital feedthrough is measured when the digital potentiometer is not being written to the output register.

## B. 20 Power-Supply Sensitivity (PSS)

PSS indicates how the output ( $\mathrm{V}_{\mathrm{W}}$ or $\mathrm{R}_{\mathrm{BW}}$ ) of the digital potentiometer is affected by changes in the supply voltage. PSS is the ratio of the change in $\mathrm{V}_{\mathrm{w}}$ to a change in $V_{D D}$ for mid-scale output of the digital potentiometer. The $V_{W}$ is measured while the $V_{D D}$ is varied from 5.5 V to 2.7 V as a step, and expressed in \% / \%, which is the \% change of the $\mathrm{V}_{\mathrm{W}}$ output voltage with respect to the \% change of the $\mathrm{V}_{\mathrm{DD}}$ voltage.

EQUATION B-13: PSS CALCULATION

$$
P S S=\frac{\left.\left(V_{W(@ 5.5 V)}-V_{W(@ 2.7 V)}\right) / V_{W(@ 5.5 V)}\right)}{(5.5 V-2.7 V) / 5.5 V}
$$

Where:
PSS is expressed in \% / \%.
$V_{W(@ 5.5 \mathrm{~V})}=$ The measured $\mathrm{V}_{\mathrm{W}}$ output voltage with $V_{D D}=5.5 \mathrm{~V}$
$V_{W(@ 2.7 V)}=$ The measured $V_{W}$ output voltage with $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$

## B. 21 Power-Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the digital potentiometer is affected by changes in the supply voltage. PSRR is the ratio of the change in $V_{W}$ to a change in $V_{D D}$ for full-scale output of the digital potentiometer. The $\mathrm{V}_{\mathrm{W}}$ is measured while the $\mathrm{V}_{\mathrm{DD}}$ is varied $+/-10 \%\left(\mathrm{~V}_{\mathrm{A}}\right.$ and $\mathrm{V}_{\mathrm{B}}$ voltages held constant), and expressed in dB or $\mu \mathrm{V} / \mathrm{V}$.

## MCP41HVX1

## B. 22 Ratiometric Temperature Coefficient

The ratiometric temperature coefficient quantifies the error in the ratio $R_{A W} / R_{W B}$ due to temperature drift. This is typically the critical error when using a digital potentiometer in a voltage divider configuration.

## B. 23 Absolute Temperature Coefficient

The absolute temperature coefficient quantifies the error in the end-to-end resistance (Nominal resistance $R_{A B}$ ) due to temperature drift. This is typically the critical error when using the device in an adjustable resistor configuration.

Characterization curves of the resistor temperature coefficient (Tempco) are shown in Section 2.0 "Typical Performance Curves".

## B. 24 -3dB Bandwidth

This is the frequency of the signal at the A terminal, that causes the voltage at the $W$ pin to fall -3 dB value from that value of a static value on the A terminal. The output decreases due to the RC characteristics of the resistor network.

## B. 25 Resistor Noise Density ( $\mathrm{e}_{\mathrm{N}} \mathrm{wB}$ )

This is the random noise generated by the device's internal resistances. It is specified as a spectral density (voltage per square root Hertz).

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


MCP41HVX1

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KeeLoq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PIC ${ }^{32}$ logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.
Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH \& Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.
© 2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.
ISBN: 9781620772270

[^0]Microchip

## Worldwide Sales and Service

## AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com

## Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

## Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

## Cleveland

Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

## Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260
Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445
Toronto
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

## ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China-Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500
China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189
China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130
China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC
India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513
Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310
Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771
Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302
Korea-Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859
Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

## Singapore

Tel: 65-6334-8870
Fax: 65-6334-8850
Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955
Taiwan-Kaohsiung
Tel: 886-7-213-7828
Fax: 886-7-330-9305
Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

## EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820


Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.


Как с нами связаться
Телефон: 8 (812) 3095832 (многоканальный) Факс: 8 (812) 320-02-42
Электронная почта: org@eplast1.ru
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2 , корпус 4 , литера A.


[^0]:    Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

