

- **High-Performance Floating-Point Digital Signal Processor (DSP):**
  - TMS320C31-80 (5 V)  
25-ns Instruction Cycle Time  
440 MOPS, 80 MFLOPS, 40 MIPS
  - TMS320C31-60 (5 V)  
33-ns Instruction Cycle Time  
330 MOPS, 60 MFLOPS, 30 MIPS
  - TMS320C31-50 (5 V)  
40-ns Instruction Cycle Time  
275 MOPS, 50 MFLOPS, 25 MIPS
  - TMS320C31-40 (5 V)  
50-ns Instruction Cycle Time  
220 MOPS, 40 MFLOPS, 20 MIPS
  - TMS320LC31-40 (3.3 V)  
50-ns Instruction Cycle Time  
220 MOPS, 40 MFLOPS, 20 MIPS
  - TMS320LC31-33 (3.3 V)  
60-ns Instruction Cycle Time  
183.7 MOPS, 33.3 MFLOPS, 16.7 MIPS
- **32-Bit High-Performance CPU**
- **16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations**
- **32-Bit Instruction Word, 24-Bit Addresses**
- **Two 1K × 32-Bit Single-Cycle Dual-Access On-Chip RAM Blocks**
- **Boot-Program Loader**
- **On-Chip Memory-Mapped Peripherals:**
  - One Serial Port
  - Two 32-Bit Timers
  - One-Channel Direct Memory Access (DMA) Coprocessor for Concurrent I/O and CPU Operation
- **Fabricated Using 0.6 μm Enhanced Performance Implanted CMOS (EPIC™) Technology by Texas Instruments (TI™)**
- **132-Pin Plastic Quad Flat Package (PQ Suffix)**
- **Eight Extended-Precision Registers**
- **Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)**
- **Two Low-Power Modes**
- **Two- and Three-Operand Instructions**
- **Parallel Arithmetic/Logic Unit (ALU) and Multiplier Execution in a Single Cycle**
- **Block-Repeat Capability**
- **Zero-Overhead Loops With Single-Cycle Branches**
- **Conditional Calls and Returns**
- **Interlocked Instructions for Multiprocessing Support**
- **Bus-Control Registers Configure Strobe-Control Wait-State Generation**

## description

The TMS320C31 and TMS320LC31 DSPs are 32-bit, floating-point processors manufactured in 0.6 μm triple-level-metal CMOS technology. The TMS320C31 and TMS320LC31 are part of the TMS320C3x generation of DSPs from Texas Instruments.

The TMS320C3x's internal busing and special digital-signal-processing instruction set have the speed and flexibility to execute up to 80 million floating-point operations per second (MFLOPS). The TMS320C3x optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

The TMS320C3x can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are results of these features.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and TI are trademarks of Texas Instruments Incorporated.  
All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1999, Texas Instruments Incorporated

# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999


## description (continued)

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure. The TMS320C3x supports a wide variety of system applications from host processor to dedicated coprocessor.

High-level-language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

## TMS320C31 and TMS320LC31 pinout (top view)

The TMS320C31 and TMS320LC31 devices are packaged in 132-pin plastic quad flatpacks (PQ Suffix).



# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

**TMS320C31 and TMS320LC31 Terminal Assignments (Alphabetical)<sup>†</sup>**

| TERMINAL<br>NAME | NO. | TERMINAL<br>NAME | NO. | TERMINAL<br>NAME | NO. | TERMINAL<br>NAME | NO. | TERMINAL<br>NAME | NO. |
|------------------|-----|------------------|-----|------------------|-----|------------------|-----|------------------|-----|
| A0               | 29  | D4               | 76  | EMU0             | 124 | V <sub>DD</sub>  | 40  | V <sub>SS</sub>  | 84  |
| A1               | 28  | D5               | 75  | EMU1             | 125 | V <sub>DD</sub>  | 49  | V <sub>SS</sub>  | 85  |
| A2               | 27  | D6               | 73  | EMU2             | 126 | V <sub>DD</sub>  | 59  | V <sub>SS</sub>  | 86  |
| A3               | 26  | D7               | 72  | EMU3             | 123 | V <sub>DD</sub>  | 65  | V <sub>SS</sub>  | 101 |
| A4               | 25  | D8               | 68  | FSR0             | 110 | V <sub>DD</sub>  | 66  | V <sub>SS</sub>  | 102 |
| A5               | 23  | D9               | 67  | FSX0             | 114 | V <sub>DD</sub>  | 74  | V <sub>SS</sub>  | 109 |
| A6               | 22  | D10              | 64  | H1               | 81  | V <sub>DD</sub>  | 83  | V <sub>SS</sub>  | 113 |
| A7               | 21  | D11              | 63  | H3               | 82  | V <sub>DD</sub>  | 91  | V <sub>SS</sub>  | 117 |
| A8               | 20  | D12              | 62  | HOLD             | 90  | V <sub>DD</sub>  | 97  | V <sub>SS</sub>  | 119 |
| A9               | 18  | D13              | 60  | HOLDA            | 89  | V <sub>DD</sub>  | 104 | V <sub>SS</sub>  | 128 |
| A10              | 16  | D14              | 58  | IACK             | 99  | V <sub>DD</sub>  | 105 | X1               | 88  |
| A11              | 14  | D15              | 56  | INT0             | 100 | V <sub>DD</sub>  | 115 | X2/CLKIN         | 87  |
| A12              | 13  | D16              | 55  | INT1             | 103 | V <sub>DD</sub>  | 121 | XF0              | 96  |
| A13              | 12  | D17              | 54  | INT2             | 106 | V <sub>DD</sub>  | 131 | XF1              | 98  |
| A14              | 11  | D18              | 53  | INT3             | 107 | V <sub>DD</sub>  | 132 |                  |     |
| A15              | 10  | D19              | 52  | MCSL/MP          | 127 | V <sub>SS</sub>  | 3   |                  |     |
| A16              | 9   | D20              | 50  | RDY              | 92  | V <sub>SS</sub>  | 4   |                  |     |
| A17              | 8   | D21              | 48  | RESET            | 95  | V <sub>SS</sub>  | 17  |                  |     |
| A18              | 7   | D22              | 47  | R/W              | 94  | V <sub>SS</sub>  | 19  |                  |     |
| A19              | 5   | D23              | 46  | SHZ              | 118 | V <sub>SS</sub>  | 30  |                  |     |
| A20              | 2   | D24              | 45  | STRB             | 93  | V <sub>SS</sub>  | 35  |                  |     |
| A21              | 1   | D25              | 44  | TCLK0            | 120 | V <sub>SS</sub>  | 36  |                  |     |
| A22              | 130 | D26              | 43  | TCLK1            | 122 | V <sub>SS</sub>  | 37  |                  |     |
| A23              | 129 | D27              | 41  |                  |     | V <sub>SS</sub>  | 42  |                  |     |
| CLKR0            | 111 | D28              | 39  |                  |     | V <sub>SS</sub>  | 51  |                  |     |
| CLKX0            | 112 | D29              | 38  | V <sub>DD</sub>  | 6   | V <sub>SS</sub>  | 57  |                  |     |
| D0               | 80  | D30              | 34  | V <sub>DD</sub>  | 15  | V <sub>SS</sub>  | 61  |                  |     |
| D1               | 79  | D31              | 31  | V <sub>DD</sub>  | 24  | V <sub>SS</sub>  | 69  |                  |     |
| D2               | 78  | DR0              | 108 | V <sub>DD</sub>  | 32  | V <sub>SS</sub>  | 70  |                  |     |
| D3               | 77  | DX0              | 116 | V <sub>DD</sub>  | 33  | V <sub>SS</sub>  | 71  |                  |     |

<sup>†</sup> V<sub>DD</sub> and V<sub>SS</sub> pins are on a common plane internal to the device.



# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

**TMS320C31 and TMS320LC31 Terminal Assignments (Numerical)<sup>†</sup>**

| TERMINAL<br>NO. | TERMINAL<br>NAME | TERMINAL<br>NO. | TERMINAL<br>NAME | TERMINAL<br>NO. | TERMINAL<br>NAME          | TERMINAL<br>NO. | TERMINAL<br>NAME          | TERMINAL<br>NO. | TERMINAL<br>NAME |
|-----------------|------------------|-----------------|------------------|-----------------|---------------------------|-----------------|---------------------------|-----------------|------------------|
| 1               | A21              | 31              | D31              | 61              | V <sub>SS</sub>           | 91              | V <sub>DD</sub>           | 121             | V <sub>DD</sub>  |
| 2               | A20              | 32              | V <sub>DD</sub>  | 62              | D12                       | 92              | $\overline{\text{RDY}}$   | 122             | TCLK1            |
| 3               | V <sub>SS</sub>  | 33              | V <sub>DD</sub>  | 63              | D11                       | 93              | $\overline{\text{STRB}}$  | 123             | EMU3             |
| 4               | V <sub>SS</sub>  | 34              | D30              | 64              | D10                       | 94              | R/W                       | 124             | EMU0             |
| 5               | A19              | 35              | V <sub>SS</sub>  | 65              | V <sub>DD</sub>           | 95              | $\overline{\text{RESET}}$ | 125             | EMU1             |
| 6               | V <sub>DD</sub>  | 36              | V <sub>SS</sub>  | 66              | V <sub>DD</sub>           | 96              | XF0                       | 126             | EMU2             |
| 7               | A18              | 37              | V <sub>SS</sub>  | 67              | D9                        | 97              | V <sub>DD</sub>           | 127             | MCBL/MP          |
| 8               | A17              | 38              | D29              | 68              | D8                        | 98              | XF1                       | 128             | V <sub>SS</sub>  |
| 9               | A16              | 39              | D28              | 69              | V <sub>SS</sub>           | 99              | $\overline{\text{TACK}}$  | 129             | A23              |
| 10              | A15              | 40              | V <sub>DD</sub>  | 70              | V <sub>SS</sub>           | 100             | $\overline{\text{INT0}}$  | 130             | A22              |
| 11              | A14              | 41              | D27              | 71              | V <sub>SS</sub>           | 101             | V <sub>SS</sub>           | 131             | V <sub>DD</sub>  |
| 12              | A13              | 42              | V <sub>SS</sub>  | 72              | D7                        | 102             | V <sub>SS</sub>           | 132             | V <sub>DD</sub>  |
| 13              | A12              | 43              | D26              | 73              | D6                        | 103             | $\overline{\text{INT1}}$  |                 |                  |
| 14              | A11              | 44              | D25              | 74              | V <sub>DD</sub>           | 104             | V <sub>DD</sub>           |                 |                  |
| 15              | V <sub>DD</sub>  | 45              | D24              | 75              | D5                        | 105             | V <sub>DD</sub>           |                 |                  |
| 16              | A10              | 46              | D23              | 76              | D4                        | 106             | $\overline{\text{INT2}}$  |                 |                  |
| 17              | V <sub>SS</sub>  | 47              | D22              | 77              | D3                        | 107             | $\overline{\text{INT3}}$  |                 |                  |
| 18              | A9               | 48              | D21              | 78              | D2                        | 108             | DR0                       |                 |                  |
| 19              | V <sub>SS</sub>  | 49              | V <sub>DD</sub>  | 79              | D1                        | 109             | V <sub>SS</sub>           |                 |                  |
| 20              | A8               | 50              | D20              | 80              | D0                        | 110             | FSR0                      |                 |                  |
| 21              | A7               | 51              | V <sub>SS</sub>  | 81              | H1                        | 111             | CLKR0                     |                 |                  |
| 22              | A6               | 52              | D19              | 82              | H3                        | 112             | CLKX0                     |                 |                  |
| 23              | A5               | 53              | D18              | 83              | V <sub>DD</sub>           | 113             | V <sub>SS</sub>           |                 |                  |
| 24              | V <sub>DD</sub>  | 54              | D17              | 84              | V <sub>SS</sub>           | 114             | FSX0                      |                 |                  |
| 25              | A4               | 55              | D16              | 85              | V <sub>SS</sub>           | 115             | V <sub>DD</sub>           |                 |                  |
| 26              | A3               | 56              | D15              | 86              | V <sub>SS</sub>           | 116             | DX0                       |                 |                  |
| 27              | A2               | 57              | V <sub>SS</sub>  | 87              | X2/CLKIN                  | 117             | V <sub>SS</sub>           |                 |                  |
| 28              | A1               | 58              | D14              | 88              | X1                        | 118             | $\overline{\text{SHZ}}$   |                 |                  |
| 29              | A0               | 59              | V <sub>DD</sub>  | 89              | $\overline{\text{HOLDA}}$ | 119             | V <sub>SS</sub>           |                 |                  |
| 30              | V <sub>SS</sub>  | 60              | D13              | 90              | $\overline{\text{HOLD}}$  | 120             | TCLK0                     |                 |                  |

<sup>†</sup> V<sub>DD</sub> and V<sub>SS</sub> pins are on a common plane internal to the device.



**TMS320C31 and TMS320LC31 Terminal Functions**

| TERMINAL<br>NAME             | QTY | TYPE† | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                     | CONDITIONS<br>WHEN<br>SIGNAL IS Z TYPE‡ |
|------------------------------|-----|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|
| <b>PRIMARY-BUS INTERFACE</b> |     |       |                                                                                                                                                                                                                                                                                                                                                                 |                                         |
| D31-D0                       | 32  | I/O/Z | 32-bit data port                                                                                                                                                                                                                                                                                                                                                | S H R                                   |
| A23-A0                       | 24  | O/Z   | 24-bit address port                                                                                                                                                                                                                                                                                                                                             | S H R                                   |
| R/W                          | 1   | O/Z   | Read/write. R/W is high when a read is performed and low when a write is performed over the parallel interface.                                                                                                                                                                                                                                                 | S H R                                   |
| STRB                         | 1   | O/Z   | External-access strobe                                                                                                                                                                                                                                                                                                                                          | S H                                     |
| RDY                          | 1   | I     | Ready. RDY indicates that the external device is prepared for a transaction completion.                                                                                                                                                                                                                                                                         |                                         |
| HOLD                         | 1   | I     | Hold. When HOLD is a logic low, any ongoing transaction is completed. A23-A0, D31-D0, STRB, and R/W are placed in the high-impedance state and all transactions over the primary-bus interface are held until HOLD becomes a logic high or until the NOHOLD bit of the primary-bus-control register is set.                                                     |                                         |
| HOLDA                        | 1   | O/Z   | Hold acknowledge. HOLDA is generated in response to a logic low on HOLD. HOLDA indicates that A23-A0, D31-D0, STRB, and R/W are in the high-impedance state and that all transactions over the bus are held. HOLDA is high in response to a logic high of HOLD or the NOHOLD bit of the primary-bus-control register is set.                                    | S                                       |
| <b>CONTROL SIGNALS</b>       |     |       |                                                                                                                                                                                                                                                                                                                                                                 |                                         |
| RESET                        | 1   | I     | Reset. When RESET is a logic low, the device is in the reset condition. When RESET becomes a logic high, execution begins from the location specified by the reset vector.                                                                                                                                                                                      |                                         |
| INT3-INT0                    | 4   | I     | External interrupts                                                                                                                                                                                                                                                                                                                                             |                                         |
| IACK                         | 1   | O/Z   | Interrupt acknowledge. IACK is generated by the IACK instruction. IACK can be used to indicate the beginning or the end of an interrupt-service routine.                                                                                                                                                                                                        | S                                       |
| MCBL/MP                      | 1   | I     | Microcomputer boot-loader/microprocessor mode-select                                                                                                                                                                                                                                                                                                            |                                         |
| SHZ                          | 1   | I     | Shutdown high impedance. When active, SHZ shuts down the device and places all pins in the high-impedance state. SHZ is used for board-level testing to ensure that no dual-drive conditions occur. <b>CAUTION:</b> A low on SHZ corrupts the device memory and register contents. Reset the device with SHZ high to restore it to a known operating condition. |                                         |
| XF1, XF0                     | 2   | I/O/Z | External flags. XF1 and XF0 are used as general-purpose I/Os or to support interlocked processor instruction.                                                                                                                                                                                                                                                   | S R                                     |
| <b>SERIAL PORT 0 SIGNALS</b> |     |       |                                                                                                                                                                                                                                                                                                                                                                 |                                         |
| CLKR0                        | 1   | I/O/Z | Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver.                                                                                                                                                                                                                                                                    | S R                                     |
| CLKX0                        | 1   | I/O/Z | Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter.                                                                                                                                                                                                                                                                | S R                                     |
| DR0                          | 1   | I/O/Z | Data-receive. Serial port 0 receives serial data on DR0.                                                                                                                                                                                                                                                                                                        | S R                                     |
| DX0                          | 1   | I/O/Z | Data-transmit output. Serial port 0 transmits serial data on DX0.                                                                                                                                                                                                                                                                                               | S R                                     |
| FSR0                         | 1   | I/O/Z | Frame-synchronization pulse for receive. The FSR0 pulse initiates the data-receive process using DR0.                                                                                                                                                                                                                                                           | S R                                     |
| FSX0                         | 1   | I/O/Z | Frame-synchronization pulse for transmit. The FSX0 pulse initiates the data-transmit process using DX0.                                                                                                                                                                                                                                                         | S R                                     |
| <b>TIMER SIGNALS</b>         |     |       |                                                                                                                                                                                                                                                                                                                                                                 |                                         |
| TCLK0                        | 1   | I/O/Z | Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0.                                                                                                                                                                                                                         | S R                                     |
| TCLK1                        | 1   | I/O/Z | Timer clock 1. As an input, TCLK0 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1.                                                                                                                                                                                                                         | S R                                     |

† I = input, O = output, Z = high-impedance state

‡ S = SHZ active, H = HOLD active, R = RESET active



# TMS320C31, TMS320LC31

## DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

### TMS320C31 and TMS320LC31 Terminal Functions (Continued)

| TERMINAL<br>NAME                     | QTY | TYPE† | DESCRIPTION                                                                                                      | CONDITIONS<br>WHEN<br>SIGNAL IS Z TYPE‡ |
|--------------------------------------|-----|-------|------------------------------------------------------------------------------------------------------------------|-----------------------------------------|
| <b>SUPPLY AND OSCILLATOR SIGNALS</b> |     |       |                                                                                                                  |                                         |
| H1                                   | 1   | O/Z   | External H1 clock. H1 has a period equal to twice CLKIN.                                                         | S                                       |
| H3                                   | 1   | O/Z   | External H3 clock. H3 has a period equal to twice CLKIN.                                                         | S                                       |
| V <sub>DD</sub>                      | 20  | I     | 5-V supply for 'C31 devices and 3.3-V supply for 'LC31 devices. All must be connected to a common supply plane.§ |                                         |
| V <sub>SS</sub>                      | 25  | I     | Ground. All grounds must be connected to a common ground plane.                                                  |                                         |
| X1                                   | 1   | O     | Output from the internal-crystal oscillator. If a crystal is not used, X1 should be left unconnected.            |                                         |
| X2/CLKIN                             | 1   | I     | Internal-oscillator input from a crystal or a clock                                                              |                                         |
| <b>RESERVED¶</b>                     |     |       |                                                                                                                  |                                         |
| EMU2-EMU0                            | 3   | I     | Reserved for emulation. Use pullup resistors to V <sub>DD</sub>                                                  |                                         |
| EMU3                                 | 1   | O/Z   | Reserved for emulation                                                                                           | S                                       |

† I = input, O = output, Z = high-impedance state

‡ S = SHZ active, H = HOLD active, R = RESET active


§ Recommended decoupling capacitor value is 0.1  $\mu$ F.

¶ Follow the connections specified for the reserved pins. Use 18-k $\Omega$ –22-k $\Omega$  pullup resistors for best results. All V<sub>DD</sub> supply pins must be connected to a common supply plane, and all ground pins must be connected to a common ground plane.

- NOTES:
1. A test mode for measuring leakage currents in the TMS320C31 is implemented. This test mode powers down the clock oscillator circuit resulting in currents below 10  $\mu$ A. The test mode is entered by asserting SHZ low, which tri-states all output pins and then holds both H1 and H3 at logic high. The test mode is not intended for application use because it does not preserve the processor state.
  2. Since SHZ is a synchronized input and the clock is disabled, exiting the test mode occurs only when at least one of the H1/H3 pins is pulled low. Reset cannot be used to wake up in test mode since the SHZ pin is sampled and the clocks are not running.
  3. On power up, the processor can be in an indeterminate state. If the state is SHZ mode and H1 and H3 are both held logic high by pull-ups, then shutdown will occur. Normally, if H1 and H3 do not have pull-ups, the rise time lag due to capacitive loading on a tri-state pin is enough to ensure a clean start. However, a slowly rising supply and board leakages to V<sub>CC</sub> may be enough to cause a bad start. Therefore, a pulldown resistor on either H1 or H3 is recommended for proper wakeup.



## functional block diagram



TMS320C31, TMS320LC31  
DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

memory map




Figure 1. TMS320C31 Memory Maps

**memory map (continued)**

|     |          |
|-----|----------|
| 00h | Reset    |
| 01h | INT0     |
| 02h | INT1     |
| 03h | INT2     |
| 04h | INT3     |
| 05h | XINT0    |
| 06h | RINT0    |
| 07h | Reserved |
| 08h |          |
| 09h | TINT0    |
| 0Ah | TINT1    |
| 0Bh | DINT     |
| 0Ch | Reserved |
| 1Fh |          |
| 20h | TRAP 0   |
|     | •        |
|     | •        |
|     | •        |
| 3Bh | TRAP 27  |
| 3Ch | Reserved |
| 3Fh |          |

(a) Microprocessor Mode

|         |          |
|---------|----------|
| 809FC1h | INT0     |
| 809FC2h | INT1     |
| 809FC3h | INT2     |
| 809FC4h | INT3     |
| 809FC5h | XINT0    |
| 809FC6h | RINT0    |
| 809FC7h | Reserved |
| 809FC8h |          |
| 809FC9h | TINT0    |
| 809FCAh | TINT1    |
| 809FCBh | DINT     |
| 809FCC  | Reserved |
| 809FDFh |          |
| 809FE0h | TRAP 0   |
|         | •        |
|         | •        |
|         | •        |
| 809FFBh | TRAP 27  |
| 809FFCh | Reserved |
| 809FFFh |          |

(b) Microcomputer/Boot-Loader Mode

**Figure 2. Reset, Interrupt, and Trap Vector/Branches Memory-Map Locations**

# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

## memory map (continued)

|         |                                  |
|---------|----------------------------------|
| 808000h | DMA Global Control               |
| 808004h | DMA Source Address               |
| 808006h | DMA Destination Address          |
| 808008h | DMA Transfer Counter             |
| 808020h | Timer 0 Global Control           |
| 808024h | Timer 0 Counter                  |
| 808028h | Timer 0 Period Register          |
| 808030h | Timer 1 Global Control           |
| 808034h | Timer 1 Counter                  |
| 808038h | Timer 1 Period Register          |
| 808040h | Serial Global Control            |
| 808042h | FSX/DX/CLKX Serial Port Control  |
| 808043h | FSR/DR/CLKR Serial Port Control  |
| 808044h | Serial R/X Timer Control         |
| 808045h | Serial R/X Timer Counter         |
| 808046h | Serial R/X Timer Period Register |
| 808048h | Data-Transmit                    |
| 80804Ch | Data-Receive                     |
| 808064h | Primary-Bus Control              |

†Shading denotes reserved address locations

**Figure 3. Peripheral Bus Memory-Mapped Registers†**



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>**

|                                                        | 'C31                                                            | 'LC31                         |
|--------------------------------------------------------|-----------------------------------------------------------------|-------------------------------|
| Supply voltage range, $V_{DD}$ (see Note 1)            | -0.3 V to 7 V                                                   | -0.3 V to 5 V                 |
| Input voltage range, $V_I$                             | -0.3 V to 7 V                                                   | -0.3 V to 5 V                 |
| Output voltage range, $V_O$                            | -0.3 V to 7 V                                                   | -0.3 V to 5 V                 |
| Continuous power dissipation (worst case) (see Note 5) | 2.6 W<br>(for TMS320C31-80)                                     | 850 mW<br>(for TMS320LC31-33) |
| Operating case temperature range, $T_C$                | PQL (commercial) 0°C to 85°C<br>PQA (industrial) -40°C to 125°C | 0°C to 85°C                   |
| Storage temperature range, $T_{stg}$                   | -55°C to 150°C                                                  | -55°C to 150°C                |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 4. All voltage values are with respect to  $V_{SS}$ .

5. Actual operating power is less. This value was obtained under specially produced worst-case test conditions for the TMS320C31, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and extension buses at the maximum rate possible. See normal ( $I_{CC}$ ) current specification in the electrical characteristics table and also read *Calculation of TMS320C30 Power Dissipation Application Report* (literature number SPRA020).

**recommended operating conditions (see Note 6)**

|                 |                                          | 'C31   |                        |                        | 'LC31  |                        |                        | UNIT |
|-----------------|------------------------------------------|--------|------------------------|------------------------|--------|------------------------|------------------------|------|
|                 |                                          | MIN    | NOM                    | MAX                    | MIN    | NOM                    | MAX                    |      |
| V <sub>DD</sub> | Supply voltage (DV <sub>DD</sub> , etc.) | 4.75   | 5                      | 5.25                   | 3.13   | 3.3                    | 3.47                   | V    |
| V <sub>SS</sub> | Supply voltage (CV <sub>SS</sub> , etc.) | 0      |                        |                        | 0      |                        |                        | V    |
| V <sub>IH</sub> | High-level input voltage                 | 2      | V <sub>DD</sub> + 0.3‡ |                        | 1.8    | V <sub>DD</sub> + 0.3‡ |                        | V    |
| V <sub>IL</sub> | Low-level input voltage                  | - 0.3‡ |                        | 0.8                    | - 0.3‡ |                        | 0.6                    | V    |
| I <sub>OH</sub> | High-level output current                | - 300  |                        |                        | - 300  |                        |                        | μA   |
| I <sub>OL</sub> | Low-level output current                 | 2      |                        |                        | 2      |                        |                        | mA   |
| T <sub>C</sub>  | Operating case temperature (commercial)  | 0      |                        | 85                     | 0      |                        | 85                     | °C   |
|                 | Operating case temperature (industrial)  | - 40   |                        | 125                    |        |                        |                        | °C   |
| V <sub>TH</sub> | High-level input voltage for CLKIN       | 2.6    |                        | V <sub>DD</sub> + 0.3‡ | 2.5    |                        | V <sub>DD</sub> + 0.3‡ | V    |

<sup>‡</sup> These values are derived from characterization and not tested.

NOTE 6: All voltage values are with respect to  $V_{SS}$ . All input and output voltage levels are TTL-compatible. CLKIN can be driven by a CMOS clock.

# TMS320C31, TMS320LC31

## DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

**electrical characteristics over recommended ranges of supply voltage (unless otherwise noted)  
(see Note 3)<sup>†</sup>**

| PARAMETER       |                                      | TEST CONDITIONS                                     |                         | 'C31                   |      |      | 'LC31 |      |      | UNIT |
|-----------------|--------------------------------------|-----------------------------------------------------|-------------------------|------------------------|------|------|-------|------|------|------|
|                 |                                      |                                                     |                         | MIN                    | TYP‡ | MAX  | MIN   | TYP‡ | MAX  |      |
| V <sub>OH</sub> | High-level output voltage            | V <sub>DD</sub> = MIN, I <sub>OH</sub> = MAX        |                         | 2.4                    | 3    |      | 2     |      |      | V    |
| V <sub>OL</sub> | Low-level output voltage             | V <sub>DD</sub> = MIN, I <sub>OH</sub> = MAX        |                         |                        | 0.3  | 0.6  |       |      | 0.4  | V    |
| I <sub>Z</sub>  | High-impedance current               | V <sub>DD</sub> = MAX                               |                         | - 20                   |      | + 20 | - 20  |      | + 20 | μA   |
| I <sub>I</sub>  | Input current                        | V <sub>I</sub> = V <sub>SS</sub> to V <sub>DD</sub> |                         | - 10                   |      | + 10 | - 10  |      | + 10 | μA   |
| I <sub>IP</sub> | Input current (with internal pullup) | Inputs with internal pullups <sup>§</sup>           |                         | - 600                  |      | 20   | - 600 |      | 10   | μA   |
| I <sub>CC</sub> | Supply current <sup>¶#</sup>         | T <sub>A</sub> = 25°C,<br>V <sub>DD</sub> = MAX     | f <sub>x</sub> = 33 MHz | 'LC31-33               | 150  | 325  |       | 120  | 250  | mA   |
|                 |                                      |                                                     | f <sub>x</sub> = 33 MHz | 'C31-33<br>(ext. temp) | 150  | 325  |       |      |      |      |
|                 |                                      |                                                     | f <sub>x</sub> = 40 MHz | 'C31-40                | 160  | 390  |       | 150  | 300  |      |
|                 |                                      |                                                     | f <sub>x</sub> = 50 MHz | 'C31-50                | 200  | 425  |       |      |      |      |
|                 |                                      |                                                     | f <sub>x</sub> = 60 MHz | 'C31-60                | 225  | 475  |       |      |      |      |
|                 |                                      |                                                     | f <sub>x</sub> = 80 MHz | 'C31-80                | 275  | 550  |       |      |      |      |
| I <sub>DD</sub> | Supply current                       | Standby, IDLE2                                      | Clocks shut off         |                        | 50   |      |       | 20   |      | μA   |
| C <sub>i</sub>  | Input capacitance                    | All inputs except CLKIN                             |                         |                        |      | 15   |       |      | 15   | pF   |
|                 |                                      | CLKIN                                               |                         |                        |      |      | 25    |      | 25   |      |
| C <sub>O</sub>  | Output capacitance                   |                                                     |                         |                        |      | 20   |       |      | 20   | pF   |

<sup>†</sup> All input and output voltage levels are TTL compatible.

<sup>‡</sup> For 'C31, all typical values are at V<sub>DD</sub> = 5 V, T<sub>A</sub> (air temperature) = 25°C. For 'LC31, all typical values are at V<sub>DD</sub> = 3.3 V, T<sub>A</sub> (air temperature) = 25°C.

<sup>§</sup> Pins with internal pullup devices: INT3-INT0, MCBL/MP.


<sup>¶</sup> Actual operating current is less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern at the maximum rate possible. See *Calculation of TMS320C30 Power Dissipation Application Report* (literature number SPRA020).

<sup>#</sup> f<sub>x</sub> is the input clock frequency.

|| Specified by design but not tested

NOTE 6: All voltage values are with respect to V<sub>SS</sub>. All input and output voltage levels are TTL-compatible. CLKIN can be driven by a CMOS clock.

## PARAMETER MEASUREMENT INFORMATION




Where:  $I_{OL}$  = 2 mA (all outputs)  
 $I_{OH}$  = 300  $\mu$ A (all outputs)  
 $V_{LOAD}$  = 2.15 V  
 $C_T$  = 80-pF typical load-circuit capacitance

**Figure 4. TMS320C31 Test Load Circuit**

### signal transition levels for 'C31 (see Figure 5 and Figure 6)

TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Output transition times are specified as follows:

- For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no longer high is 2 V and the level at which the output is said to be low is 1 V.
- For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at which the output is said to be high is 2 V.



**Figure 5. TTL-Level Outputs**


Transition times for TTL-compatible inputs are specified as follows:

- For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2 V and the level at which the input is said to be low is 0.8 V.
- For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 V and the level at which the input is said to be high is 2 V.



**Figure 6. TTL-Level Inputs**

### PARAMETER MEASUREMENT INFORMATION




Where:  $I_{OL}$  = 2 mA (all outputs)  
 $I_{OH}$  = 300  $\mu$ A (all outputs)  
 $V_{LOAD}$  = 2.15 V  
 $C_T$  = 80-pF typical load-circuit capacitance

**Figure 7. TMS320LC31 Test Load Circuit**

### signal transition levels for 'LC31 (see Figure 8 and Figure 9)

Outputs are driven to a minimum logic-high level of 2 V and to a maximum logic-low level of 0.4 V. Output transition times are specified as follows:


- For a high-to-low transition on an output signal, the level at which the output is said to be no longer high is 2 V and the level at which the output is said to be low is 1 V.
- For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at which the output is said to be high is 2 V.



**Figure 8. 'LC31 Output Levels**

Transition times for inputs are specified as follows:

- For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 1.8 V and the level at which the input is said to be low is 0.6 V.
- For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.6 V and the level at which the input is said to be high is 1.8 V.



**Figure 9. 'LC31 Input Levels**

## PARAMETER MEASUREMENT INFORMATION

### timing parameter symbology

Timing parameter symbols used herein were created in accordance with JEDEC Standard 100-A. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows, unless otherwise noted:

|         |                                              |       |                                                                       |
|---------|----------------------------------------------|-------|-----------------------------------------------------------------------|
| A       | A23-A0                                       | H     | H1 and H3                                                             |
| ASYNCH  | Asynchronous reset signals                   | HOLD  | $\overline{\text{HOLD}}$                                              |
| C       | CLKX0                                        | HOLDA | $\overline{\text{HOLD}}\overline{\text{A}}$                           |
| CI      | CLKIN                                        | IACK  | $\overline{\text{IACK}}$                                              |
| CLKR    | CLKR0                                        | INT   | $\overline{\text{INT}}\overline{3}-\overline{\text{INT}}\overline{0}$ |
| CONTROL | Control signals                              | RDY   | $\overline{\text{RDY}}$                                               |
| D       | D31-D0                                       | RW    | R/ $\overline{\text{W}}$                                              |
| DR      | DR                                           | RESET | $\overline{\text{RESET}}$                                             |
| DX      | DX                                           | S     | $\overline{\text{STRB}}$                                              |
| FS      | FSX/R                                        | SCK   | CLKX/R                                                                |
| FSX     | FSX0                                         | SHZ   | $\overline{\text{SHZ}}$                                               |
| FSR     | FSR0                                         | TCLK  | TCLK0, TCLK1, or TCLKx                                                |
| GPI     | General-purpose input                        | XF    | XF0, XF1, or XFx                                                      |
| GPIO    | General-purpose input/output; peripheral pin | XFIO  | XFx switching from input to output                                    |
| GPO     | General-purpose output                       |       |                                                                       |

# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

## timing

Timing specifications apply to the TMS320C31 and TMS320LC31.

### X2/CLKIN, H1, and H3 timing

The following table defines the timing parameters for the X2/CLKIN, H1, and H3 interface signals. The numbers shown in Figure 10 and Figure 11 correspond with those in the NO. column of the table below.

#### timing parameters for X2/CLKIN, H1, H3 (see Figure 10 and Figure 11)

| NO. |                                                                             | 'LC31            |                | 'C31-40<br>'LC31-40 |                | 'C31-50          |                | 'C31-60          |                | 'C31-80          |                | UNIT |
|-----|-----------------------------------------------------------------------------|------------------|----------------|---------------------|----------------|------------------|----------------|------------------|----------------|------------------|----------------|------|
|     |                                                                             | MIN              | MAX            | MIN                 | MAX            | MIN              | MAX            | MIN              | MAX            | MIN              | MAX            |      |
| 1   | $t_{f(CI)}$ Fall time, CLKIN                                                |                  | 5 <sup>†</sup> |                     | 5 <sup>†</sup> |                  | 5 <sup>†</sup> |                  | 4 <sup>†</sup> |                  | 4 <sup>†</sup> | ns   |
| 2   | $t_{w(CIL)}$ Pulse duration, CLKIN low $t_{c(CI)} = \min$                   | 10               |                | 9                   |                | 7                |                | 6                |                | 5                |                | ns   |
| 3   | $t_{w(CIH)}$ Pulse duration, CLKIN high $t_{c(CI)} = \min$                  | 10               |                | 9                   |                | 7                |                | 6                |                | 5                |                | ns   |
| 4   | $t_{r(CI)}$ Rise time, CLKIN                                                |                  | 5 <sup>†</sup> |                     | 5 <sup>†</sup> |                  | 5 <sup>†</sup> |                  | 4 <sup>†</sup> |                  | 4 <sup>†</sup> | ns   |
| 5   | $t_{c(CI)}$ Cycle time, CLKIN                                               | 30               | 303            | 25                  | 303            | 20               | 303            | 16.67            | 303            | 12.5             | 303            | ns   |
| 6   | $t_{f(H)}$ Fall time, H1 and H3                                             |                  | 3              |                     | 3              |                  | 3              |                  | 3              |                  | 3              | ns   |
| 7   | $t_{w(HL)}$ Pulse duration, H1 and H3 low                                   | P-6 <sup>‡</sup> |                | P-5 <sup>‡</sup>    |                | P-5 <sup>‡</sup> |                | P-4 <sup>‡</sup> |                | P-3 <sup>‡</sup> |                | ns   |
| 8   | $t_{w(HH)}$ Pulse duration, H1 and H3 high                                  | P-7 <sup>‡</sup> |                | P-6 <sup>‡</sup>    |                | P-6 <sup>‡</sup> |                | P-5 <sup>‡</sup> |                | P-4 <sup>‡</sup> |                | ns   |
| 9   | $t_{r(H)}$ Rise time, H1 and H3                                             |                  | 4              |                     | 3              |                  | 3              |                  | 3              |                  | 3              | ns   |
| 10  | $t_{d(HL-HH)}$ Delay time. from H1 low to H3 high or from H3 low to H1 high | 0                | 5              | 0                   | 4              | 0                | 4              | 0                | 4              | 0                | 3              | ns   |
| 11  | $t_{c(H)}$ Cycle time, H1 and H3                                            | 60               | 606            | 50                  | 606            | 40               | 606            | 33.3             | 606            | 25               | 606            | ns   |

<sup>†</sup> Specified by design but not tested

<sup>‡</sup> P =  $t_{c(CI)}$





Figure 10. Timing for X2/CLKIN

**X2/CLKIN, H1, and H3 timing (continued)**



**Figure 11. Timing for H1 and H3**

# TMS320C31, TMS320LC31

## DIGITAL SIGNAL PROCESSORS

SPRS035B – MARCH 1996 – REVISED JANUARY 1999

### memory read/write timing

The following table defines memory read/write timing parameters for  $\overline{\text{STRB}}$ . The numbers shown in Figure 12 and Figure 13 correspond with those in the NO. column of the table below.

**timing parameters for memory ( $\overline{\text{STRB}} = 0$ ) read/write (see Figure 12 and Figure 13)<sup>†</sup>**


| NO. |                                                                                     | 'LC31-33       |                | 'C31-40<br>'LC31-40 |                | 'C31-50        |                | 'C31-60        |                | 'C31-80        |                    | UNIT |
|-----|-------------------------------------------------------------------------------------|----------------|----------------|---------------------|----------------|----------------|----------------|----------------|----------------|----------------|--------------------|------|
|     |                                                                                     | MIN            | MAX            | MIN                 | MAX            | MIN            | MAX            | MIN            | MAX            | MIN            | MAX                |      |
| 12  | $t_{d(H1L-SL)}$ Delay time, H1 low to $\overline{\text{STRB}}$ low                  | 0 <sup>‡</sup> | 10             | 0 <sup>‡</sup>      | 6              | 0 <sup>‡</sup> | 5              | 0 <sup>‡</sup> | 5              | 0 <sup>‡</sup> | 5                  | ns   |
| 13  | $t_{d(H1L-SH)}$ Delay time, H1 low to $\overline{\text{STRB}}$ high                 | 0 <sup>‡</sup> | 10             | 0 <sup>‡</sup>      | 6              | 0 <sup>‡</sup> | 5              | 0 <sup>‡</sup> | 5              | 0 <sup>‡</sup> | 5                  | ns   |
| 14  | $t_{d(H1H-RWL)R}$ Delay time, H1 high to $\overline{\text{RW}}$ low (read)          | 0 <sup>‡</sup> | 10             | 0 <sup>‡</sup>      | 9              | 0 <sup>‡</sup> | 7              | 0 <sup>‡</sup> | 6              | 0 <sup>‡</sup> | 4                  | ns   |
| 15  | $t_{d(H1L-A)}$ Delay time, H1 low to A valid                                        | 0 <sup>‡</sup> | 14             | 0 <sup>‡</sup>      | 11             | 0 <sup>‡</sup> | 9              | 0 <sup>‡</sup> | 8              | 0 <sup>‡</sup> | 7                  | ns   |
| 16  | $t_{su(D-H1L)R}$ Setup time, D before H1 low (read)                                 | 16             |                | 14                  |                | 10             |                | 9              |                | 8              |                    | ns   |
| 17  | $t_h(H1L-D)R$ Hold time, D after H1 low (read)                                      | 0              |                | 0                   |                | 0              |                | 0              |                | 0              |                    | ns   |
| 18  | $t_{su(RDY-H1H)}$ Setup time, $\overline{\text{RDY}}$ before H1 high                | 8              |                | 8                   |                | 6              |                | 5              |                | 4              |                    | ns   |
| 19  | $t_h(H1H-RDY)$ Hold time, $\overline{\text{RDY}}$ after H1 high                     | 0              |                | 0                   |                | 0              |                | 0              |                | 0              |                    | ns   |
| 20  | $t_{d(H1H-RWH)W}$ Delay time, H1 high to $\overline{\text{RW}}$ high (write)        |                | 10             |                     | 9              |                | 7              |                | 6              |                | 4                  | ns   |
| 21  | $t_v(H1L-D)W$ Valid time, D after H1 low (write)                                    |                | 20             |                     | 17             |                | 14             |                | 12             |                | 8                  | ns   |
| 22  | $t_h(H1H-D)W$ Hold time, D after H1 high (write)                                    | 0              |                | 0                   |                | 0              |                | 0              |                | 0              |                    | ns   |
| 23  | $t_{d(H1H-A)W}$ Delay time, H1 high to A valid on back-to-back write cycles (write) |                | 18             |                     | 15             |                | 12             |                | 10             |                | 8                  | ns   |
| 24  | $t_{d(A-RDY)}$ Delay time, $\overline{\text{RDY}}$ from A valid                     |                | 8 <sup>‡</sup> |                     | 7 <sup>‡</sup> |                | 6 <sup>‡</sup> |                | 6 <sup>‡</sup> |                | P - 8 <sup>§</sup> | ns   |
| 24A | $T_{aa}$ Address valid to data valid (read)                                         |                | 30             |                     | 25             |                | 21             |                | 16             |                | 10                 | ns   |

<sup>†</sup> See Figure 14 for address bus timing variation with load capacitance greater than typical load-circuit capacitance ( $C_T = 80$  pF).

<sup>‡</sup> This value is characterized but not tested


<sup>§</sup> In earlier data sheets, this parameter was shown as an "at speed" value. It is in fact a synchronized signal and therefore relative to  $T_{c(H)}$  where  $P = t_{c(C1)} = t_{c(H)}/2$ .

**memory read/write timing (continued)**



NOTE A:  $\overline{\text{STRB}}$  remains low during back-to-back read operations.

**Figure 12. Timing for Memory ( $\overline{\text{STRB}} = 0$ ) Read**




**Figure 13. Timing for Memory ( $\overline{\text{STRB}} = 0$ ) Write**

# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

---

## memory read/write timing (continued)



NOTE A: 30 pF/ns slope


**Figure 14. Address-Bus Timing Variation With Load Capacitance (see Note A)**

### XF0 and XF1 timing when executing LDFI or LDII

The following tables define the timing parameters for XF0 and XF1 during execution of LDFI or LDII. The numbers shown in Figure 15 correspond with those in the NO. column of the tables below.

### timing parameters for XF0 and XF1 when executing LDFI or LDII for TMS320C31 (see Figure 15)

| NO. |                                                  | 'LC31-33 |     | 'C31-40<br>'LC31-40 |     | 'C31-50 |     | 'C31-60 |     | 'C31-80 |     | UNIT |
|-----|--------------------------------------------------|----------|-----|---------------------|-----|---------|-----|---------|-----|---------|-----|------|
|     |                                                  | MIN      | MAX | MIN                 | MAX | MIN     | MAX | MIN     | MAX | MIN     | MAX |      |
| 25  | $t_{d(H3H-XF0L)}$ Delay time, H3 high to XF0 low |          | 15  |                     | 13  |         | 12  |         | 11  |         | 8   | ns   |
| 26  | $t_{su(XF1-H1L)}$ Setup time, XF1 before H1 low  | 10       |     | 9                   |     | 9       |     | 8       |     | 6       |     | ns   |
| 27  | $t_{h(H1L-XF1)}$ Hold time, XF1 after H1 low     | 0        |     | 0                   |     | 0       |     | 0       |     | 0       |     | ns   |



**Figure 15. Timing for XF0 and XF1 When Executing LDFI or LDII**

# TMS320C31, TMS320LC31

## DIGITAL SIGNAL PROCESSORS

SPRS035B – MARCH 1996 – REVISED JANUARY 1999

### XF0 timing when executing STFI and STII†

The following table defines the timing parameters for the XF0 pin during execution of STFI or STII. The number shown in Figure 16 corresponds with the number in the NO. column of the table below.

### timing parameters for XF0 when executing STFI or STII (see Figure 16)

| NO. |                                                   | 'LC31-33 |     | 'C31-40<br>'LC31-40 |     | 'C31-50 |     | 'C31-60 |     | 'C31-80 |     | UNIT |
|-----|---------------------------------------------------|----------|-----|---------------------|-----|---------|-----|---------|-----|---------|-----|------|
|     |                                                   | MIN      | MAX | MIN                 | MAX | MIN     | MAX | MIN     | MAX | MIN     | MAX |      |
| 28  | $t_{d(H3H-XF0H)}$ Delay time, H3 high to XF0 high |          | 15  |                     | 13  |         | 12  |         | 11  |         | 8   | ns   |

† XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of the store is also driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store will not be driven until the store can execute.





Figure 16. Timing for XF0 When Executing an STFI or STII

### XF0 and XF1 timing when executing SIGI

The following tables define the timing parameters for the XF0 and XF1 pins during execution of SIGI. The numbers shown in Figure 17 correspond with those in the NO. column of the tables below.

### timing parameters for XF0 and XF1 when executing SIGI for TMS320C31 (see Figure 17)

| NO. |                                                   | 'LC31-33 |     | 'C31-40<br>'LC31-40 |     | 'C31-50 |     | 'C31-60 |     | 'C31-80 |     | UNIT |
|-----|---------------------------------------------------|----------|-----|---------------------|-----|---------|-----|---------|-----|---------|-----|------|
|     |                                                   | MIN      | MAX | MIN                 | MAX | MIN     | MAX | MIN     | MAX | MIN     | MAX |      |
| 29  | $t_{d(H3H-XF0L)}$ Delay time, H3 high to XF0 low  |          | 15  |                     | 13  |         | 12  |         | 11  |         | 8   | ns   |
| 30  | $t_{d(H3H-XF0H)}$ Delay time, H3 high to XF0 high |          | 15  |                     | 13  |         | 12  |         | 11  |         | 8   | ns   |
| 31  | $t_{su(XF1-H1L)}$ Setup time, XF1 before H1 low   | 10       |     | 9                   |     | 9       |     | 8       |     | 6       |     | ns   |
| 32  | $t_{h(H1L-XF1)}$ Hold time, XF1 after H1 low      | 0        |     | 0                   |     | 0       |     | 0       |     | 0       |     | ns   |



**Figure 17. Timing for XF0 and XF1 When Executing SIGI**

# TMS320C31, TMS320LC31

## DIGITAL SIGNAL PROCESSORS


SPRS035B – MARCH 1996 – REVISED JANUARY 1999

### loading when XF is configured as an output

The following table defines the timing parameter for loading the XF register when the XFx pin is configured as an output. The number shown in Figure 18 corresponds with the number in the NO. column of the table below.

### timing parameters for loading the XF register when configured as an output pin (see Figure 18)

| NO. |                                            | 'LC31-33 | 'C31-40<br>'LC31-40 | 'C31-50 | 'C31-60 | 'C31-80 | UNIT |
|-----|--------------------------------------------|----------|---------------------|---------|---------|---------|------|
|     |                                            | MIN MAX  | MIN MAX             | MIN MAX | MIN MAX | MIN MAX |      |
| 33  | $t_{V(H3H-XF)}$ Valid time, H3 high to XFx | 15       | 13                  | 12      | 11      | 8       | ns   |



NOTE A: OUTXFx represents either bit 2 or 6 of the IOF register.

**Figure 18. Timing for Loading XF Register When Configured as an Output Pin**


## changing XFx from an output to an input

The following table defines the timing parameters for changing the XFx pin from an output pin to an input pin. The numbers shown in Figure 19 correspond with those in the NO. column of the table below.

## timing parameters of XFx changing from output to input mode for TMS320C31 (see Figure 19)

| NO. |                                                | 'LC31-33 |                 | 'C31-40<br>'LC31-40 |                 | 'C31-50 |                 | 'C31-60 |                 | 'C31-80 |                | UNIT |
|-----|------------------------------------------------|----------|-----------------|---------------------|-----------------|---------|-----------------|---------|-----------------|---------|----------------|------|
|     |                                                | MIN      | MAX             | MIN                 | MAX             | MIN     | MAX             | MIN     | MAX             | MIN     | MAX            |      |
| 34  | $t_{h(H3H-XF)}$ Hold time, XFx after H3 high   |          | 15 <sup>†</sup> |                     | 13 <sup>†</sup> |         | 12 <sup>†</sup> |         | 11 <sup>†</sup> |         | 9 <sup>†</sup> | ns   |
| 35  | $t_{su(XF-H1L)}$ Setup time, XFx before H1 low | 10       |                 | 9                   |                 | 9       |                 | 8       |                 | 6       |                | ns   |
| 36  | $t_{h(H1L-XF)}$ Hold time, XFx after H1 low    | 0        |                 | 0                   |                 | 0       |                 | 0       |                 | 0       |                | ns   |

<sup>†</sup> This value is characterized but not tested.



NOTE A:  $\bar{I}/OxFx$  represents either bit 1 or bit 5 of the IOF register, and  $INxFx$  represents either bit 3 or bit 7 of the IOF register.

**Figure 19. Timing for Change of XFx From Output to Input Mode**

TMS320C31, TMS320LC31  
DIGITAL SIGNAL PROCESSORS


SPRS035B – MARCH 1996 – REVISED JANUARY 1999

changing XFx from an input to an output

The following table defines the timing parameter for changing the XFx pin from an input pin to an output pin. The number shown in Figure 20 corresponds with the number in the NO. column of the table below.

timing parameters of XFx changing from input to output mode (see Figure 20)

| NO. |                   |                                                           | 'LC31-33 | 'C31-40<br>'LC31-40 | 'C31-50 | 'C31-60 | 'C31-80 | UNIT |
|-----|-------------------|-----------------------------------------------------------|----------|---------------------|---------|---------|---------|------|
|     |                   |                                                           | MIN MAX  | MIN MAX             | MIN MAX | MIN MAX | MIN MAX |      |
| 37  | $t_{d(H3H-XFIO)}$ | Delay time, H3 high to XFx switching from input to output | 20       | 17                  | 17      | 16      | 9       | ns   |



NOTE A:  $\overline{I/OxFx}$  represents either bit 1 or bit 5 of the IOF register.

Figure 20. Timing for Change of XFx From Input to Output Mode

reset timing

$\overline{RESET}$  is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 21 occurs; otherwise, an additional delay of one clock cycle is possible.

The asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.

The following table defines the timing parameters for the  $\overline{RESET}$  signal. The numbers shown in Figure 21 correspond with those in the NO. column of the following table.

Resetting the device initializes the bus control register to seven software wait states and therefore results in slow external accesses until these registers are initialized.

$\overline{HOLD}$  is an asynchronous input and can be asserted during reset.

**timing parameters for RESET for the TMS320C31 and TMS320LC31 (see Figure 21)**

| NO. |                                                                                                                    | 'LC31-33 |     | 'C31-40<br>'LC31-40 |     | 'LC31-40 |     | 'C31-50 |     | 'C31-60 |     | 'C31-80 |     | UNIT |
|-----|--------------------------------------------------------------------------------------------------------------------|----------|-----|---------------------|-----|----------|-----|---------|-----|---------|-----|---------|-----|------|
|     |                                                                                                                    | MIN      | MAX | MIN                 | MAX | MIN      | MAX | MIN     | MAX | MIN     | MAX | MIN     | MAX |      |
| 38  | $t_{su}(\text{RESET-CLK})$<br>Setup time, RESET before CLKIN low                                                   | 10       | P†‡ | 10                  | P†‡ | 10       | P†‡ | 10      | P†‡ | 7       | P†‡ | 4       | P†‡ | ns   |
| 39  | $t_d(\text{CLKINH-H1H})$<br>Delay time, CLKIN high to H1 high§                                                     | 2        | 12  | 2                   | 12¶ | 2        | 14  | 2       | 10  | 2       | 10  | 2       | 8   | ns   |
| 40  | $t_d(\text{CLKINH-H1L})$<br>Delay time, CLKIN high to H1 low§                                                      | 2        | 12  | 2                   | 12¶ | 2        | 14  | 2       | 10  | 2       | 10  | 2       | 8   | ns   |
| 41  | $t_{su}(\text{RESET-H1L})$<br>Setup time, RESET high before H1 low and after ten H1 clock cycles                   | 10       |     | 9                   |     | 9        |     | 7       |     | 6       |     | 5       |     | ns   |
| 42  | $t_d(\text{CLKINH-H3L})$<br>Delay time, CLKIN high to H3 low§                                                      | 2        | 12¶ | 2                   | 12  | 2        | 14  | 2       | 10  | 2       | 10  | 2       | 8   | ns   |
| 43  | $t_d(\text{CLKINH-H3H})$<br>Delay time, CLKIN high to H3 high§                                                     | 2        | 12¶ | 2                   | 12  | 2        | 14  | 2       | 10  | 2       | 10  | 2       | 8   | ns   |
| 44  | $t_{dis}(\text{H1H-DZ})$<br>Disable time, H1 high to D (high impedance)                                            |          | 15# |                     | 13# |          | 13# |         | 12# |         | 11# |         | 9#  | ns   |
| 45  | $t_{dis}(\text{H3H-AZ})$<br>Disable time, H3 high to A (high impedance)                                            |          | 10# |                     | 9#  |          | 9#  |         | 8#  |         | 7#  |         | 6#  | ns   |
| 46  | $t_d(\text{H3H-CONTROLH})$<br>Delay time, H3 high to control signals high                                          |          | 10# |                     | 9#  |          | 9#  |         | 8#  |         | 7#  |         | 6#  | ns   |
| 47  | $t_d(\text{H1H-RWH})$<br>Delay time, H1 high to R/W high                                                           |          | 10# |                     | 9#  |          | 9#  |         | 8#  |         | 7#  |         | 6#  | ns   |
| 48  | $t_d(\text{H1H-IACKH})$<br>Delay time, H1 high to IACK high                                                        |          | 10# |                     | 9#  |          | 9#  |         | 8#  |         | 7#  |         | 6#  | ns   |
| 49  | $t_{dis}(\text{RESETL-ASYNCH})$<br>Disable time, RESET low to asynchronous reset signals disabled (high impedance) |          | 25# |                     | 21# |          | 21# |         | 17# |         | 14# |         | 12# | ns   |

† P =  $t_c(\text{CI})$

‡ Specified by design but not tested

§ See Figure 22 for temperature dependence.


¶ 14 ns for the extended temperature 'C31-40

# This value is characterized but not tested

# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

## timing parameters for RESET for the TMS320C31 and TMS320LC31 (continued)



- NOTES:
- Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.
  - RESET is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle is possible.
  - In microprocessor mode, the reset vector is fetched twice, with seven software wait states each time. In microcomputer mode, the reset vector is fetched twice, with no software wait states.
  - Control signals include STRB.
  - The R/W outputs are placed in a high-impedance state during reset and can be provided with a resistive pullup, nominally 18–22 k $\Omega$ , if undesirable spurious writes are caused when these outputs go low.

Figure 21. Timing for RESET




Figure 22. CLKIN to H1 and H3 as a Function of Temperature



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

## interrupt response timing

The following table defines the timing parameters for the  $\overline{\text{INT}}$  signals. The numbers shown in Figure 23 correspond with those in the NO. column of the table below.

### timing parameters for $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$ response (see Figure 23)

| NO. |                                                    | 'LC31-33                                                                          |     | 'C31-40<br>'LC31-40 |                        | 'C31-50 |                        | 'C31-60 |                        | 'C31-80 |                        | UNIT |
|-----|----------------------------------------------------|-----------------------------------------------------------------------------------|-----|---------------------|------------------------|---------|------------------------|---------|------------------------|---------|------------------------|------|
|     |                                                    | MIN                                                                               | MAX | MIN                 | MAX                    | MIN     | MAX                    | MIN     | MAX                    | MIN     | MAX                    |      |
| 50  | $t_{\text{su}}(\overline{\text{INT}}\text{--H1L})$ | Setup time, $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$ before H1 low |     | 15                  | 13                     | 10      |                        | 8       |                        | 5       |                        | ns   |
| 51  | $t_{\text{w}}(\overline{\text{INT}})$              | Pulse duration, interrupt to ensure only one interrupt                            |     | P                   | $2P^{\dagger\ddagger}$ | P       | $2P^{\dagger\ddagger}$ | P       | $2P^{\dagger\ddagger}$ | P       | $2P^{\dagger\ddagger}$ | ns   |

<sup>†</sup> This value is characterized but not tested.

<sup>‡</sup>  $P = t_{\text{c(H)}}$

The interrupt ( $\overline{\text{INT}}$ ) pins are asynchronous inputs that can be asserted at any time during a clock cycle. The TMS320C3x interrupts are level-sensitive, not edge-sensitive. Interrupts are detected on the falling edge of H1. Therefore, interrupts must be set up and held to the falling edge of H1 for proper detection. The CPU and DMA respond to detected interrupts on instruction-fetch boundaries only.

For the processor to recognize only one interrupt on a given input, an interrupt pulse must be set up and held to:

- A minimum of one H1 falling edge
- No more than two H1 falling edges

The TMS320C3x can accept an interrupt from the same source every two H1 clock cycles.

If the specified timings are met, the exact sequence shown in Figure 23 occurs; otherwise, an additional delay of one clock cycle is possible.

# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

## timing parameters for $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$ response (continued)




Figure 23. Timing for  $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$  Response

### interrupt-acknowledge timing


The  $\overline{\text{IACK}}$  output goes active on the first half-cycle (H1 rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (H1 rising) of the read phase of the IACK instruction.

The following table defines the timing parameters for the  $\overline{\text{IACK}}$  signal. The numbers shown in Figure 24 correspond with those in the NO. column of the table below.

### timing parameters for $\overline{\text{IACK}}$ (see Note 7 and Figure 24)

| NO. |                    |                                                      | 'LC31-33 |     | 'C31-40<br>'LC31-40 |     | 'C31-50 |     | 'C31-60 |     | 'C31-80 |     | UNIT |
|-----|--------------------|------------------------------------------------------|----------|-----|---------------------|-----|---------|-----|---------|-----|---------|-----|------|
|     |                    |                                                      | MIN      | MAX | MIN                 | MAX | MIN     | MAX | MIN     | MAX | MIN     | MAX |      |
| 52  | $t_{d(H1H-IACKL)}$ | Delay time, H1 high to $\overline{\text{IACK}}$ low  |          | 10  |                     | 9   |         | 7   |         | 6   |         | 5   | ns   |
| 53  | $t_{d(H1H-IACKH)}$ | Delay time, H1 high to $\overline{\text{IACK}}$ high |          | 10  |                     | 9   |         | 7   |         | 6   |         | 5   | ns   |

NOTE 7:  $\overline{\text{IACK}}$  goes active on the first half-cycle (H1 rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (H1 rising) of the read phase of the IACK instruction. Because of pipeline conflicts,  $\overline{\text{IACK}}$  remains low for one cycle even if the decode phase of the IACK instruction is extended.



**Figure 24. Timing for  $\overline{\text{IACK}}$**

# TMS320C31, TMS320LC31

## DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

### serial-port timing parameters for TMS320C31-33 and TMS320LC31-33 (see Figure 25 and Figure 26)

| NO. |                     |                                                                    | 'LC31-33   |                                                             | UNIT |
|-----|---------------------|--------------------------------------------------------------------|------------|-------------------------------------------------------------|------|
|     |                     |                                                                    | MIN        | MAX                                                         |      |
| 54  | $t_{d(H1H-SCK)}$    | Delay time, H1 high to internal CLKX/R                             |            | 15                                                          | ns   |
| 55  | $t_{c(SCK)}$        | Cycle time, CLKX/R                                                 | CLKX/R ext | $t_{c(H)} \times 2.6$                                       | ns   |
|     |                     |                                                                    | CLKX/R int | $t_{c(H)} \times 2$ $t_{c(H)} \times 2^{32}$                |      |
| 56  | $t_w(SCK)$          | Pulse duration, CLKX/R high/low                                    | CLKX/R ext | $t_{c(H)} + 12$                                             | ns   |
|     |                     |                                                                    | CLKX/R int | $[t_{c(SCK)}/2] - 15$ $[t_{c(SCK)}/2] + 5$                  |      |
| 57  | $t_r(SCK)$          | Rise time, CLKX/R                                                  |            | 8                                                           | ns   |
| 58  | $t_f(SCK)$          | Fall time, CLKX/R                                                  |            | 8                                                           | ns   |
| 59  | $t_{d(C-DX)}$       | Delay time, CLKX to DX valid                                       | CLKX ext   | 35                                                          | ns   |
|     |                     |                                                                    | CLKX int   | 20                                                          |      |
| 60  | $t_{su(DR-CLKRL)}$  | Setup time, DR before CLKR low                                     | CLKR ext   | 10                                                          | ns   |
|     |                     |                                                                    | CLKR int   | 25                                                          |      |
| 61  | $t_h(CLKRL-DR)$     | Hold time, DR from CLKR low                                        | CLKR ext   | 10                                                          | ns   |
|     |                     |                                                                    | CLKR int   | 0                                                           |      |
| 62  | $t_{d(C-FSX)}$      | Delay time, CLKX to internal FSX high/low                          | CLKX ext   | 32                                                          | ns   |
|     |                     |                                                                    | CLKX int   | 17                                                          |      |
| 63  | $t_{su(FSR-CLKRL)}$ | Setup time, FSR before CLKR low                                    | CLKR ext   | 10                                                          | ns   |
|     |                     |                                                                    | CLKR int   | 10                                                          |      |
| 64  | $t_h(SCKL-FS)$      | Hold time, FSX/R input from CLKX/R low                             | CLKX/R ext | 10                                                          | ns   |
|     |                     |                                                                    | CLKX/R int | 0                                                           |      |
| 65  | $t_{su(FSX-C)}$     | Setup time, external FSX before CLKX                               | CLKX ext   | $-[t_{c(H)} - 8]^{\dagger}$ $[t_{c(SCK)}/2] - 10^{\dagger}$ | ns   |
|     |                     |                                                                    | CLKX int   | $[t_{c(H)} - 21]^{\dagger}$ $t_{c(SCK)}/2^{\dagger}$        |      |
| 66  | $t_{d(CH-DX)V}$     | Delay time, CLKX to first DX bit, FSX precedes CLKX high           | CLKX ext   | $36^{\dagger}$                                              | ns   |
|     |                     |                                                                    | CLKX int   | $21^{\dagger}$                                              |      |
| 67  | $t_{d(FSX-DX)V}$    | Delay time, FSX to first DX bit, CLKX precedes FSX                 |            | $36^{\dagger}$                                              | ns   |
| 68  | $t_{d(CH-DXZ)}$     | Delay time, CLKX high to DX high impedance following last data bit |            | $20^{\dagger}$                                              | ns   |

<sup>†</sup> This value is characterized but not tested

**serial-port timing parameters for TMS320C31-40 and TMS320LC31-40 (see Figure 25 and Figure 26)**

| NO. |                     |                                                                    | 'C31-40<br>'LC31-40 |                                                             | UNIT |
|-----|---------------------|--------------------------------------------------------------------|---------------------|-------------------------------------------------------------|------|
|     |                     |                                                                    | MIN                 | MAX                                                         |      |
| 54  | $t_{d(H1H-SCK)}$    | Delay time, H1 high to internal CLKX/R                             | 13                  |                                                             | ns   |
| 55  | $t_{c(SCK)}$        | Cycle time, CLKX/R                                                 | CLKX/R ext          | $t_{c(H)} \times 2.6$                                       | ns   |
|     |                     |                                                                    | CLKX/R int          | $t_{c(H)} \times 2$ $t_{c(H)} \times 2^{32}$                |      |
| 56  | $t_{w(SCK)}$        | Pulse duration, CLKX/R high/low                                    | CLKX/R ext          | $t_{c(H)} + 10$                                             | ns   |
|     |                     |                                                                    | CLKX/R int          | $[t_{c(SCK)}/2] - 5$ $[t_{c(SCK)}/2] + 5$                   |      |
| 57  | $t_{r(SCK)}$        | Rise time, CLKX/R                                                  | 7                   |                                                             | ns   |
| 58  | $t_{f(SCK)}$        | Fall time, CLKX/R                                                  | 7                   |                                                             | ns   |
| 59  | $t_{d(C-DX)}$       | Delay time, CLKX to DX valid                                       | CLKX ext            | 30                                                          | ns   |
|     |                     |                                                                    | CLKX int            | 17                                                          |      |
| 60  | $t_{su(DR-CLKRL)}$  | Setup time, DR before CLKR low                                     | CLKR ext            | 9                                                           | ns   |
|     |                     |                                                                    | CLKR int            | 21                                                          |      |
| 61  | $t_{h(CLKRL-DR)}$   | Hold time, DR from CLKR low                                        | CLKR ext            | 9                                                           | ns   |
|     |                     |                                                                    | CLKR int            | 0                                                           |      |
| 62  | $t_{d(C-FSX)}$      | Delay time, CLKX to internal FSX high/low                          | CLKX ext            | 27                                                          | ns   |
|     |                     |                                                                    | CLKX int            | 15                                                          |      |
| 63  | $t_{su(FSR-CLKRL)}$ | Setup time, FSR before CLKR low                                    | CLKR ext            | 9                                                           | ns   |
|     |                     |                                                                    | CLKR int            | 9                                                           |      |
| 64  | $t_{h(SCKL-FS)}$    | Hold time, FSX/R input from CLKX/R low                             | CLKX/R ext          | 9                                                           | ns   |
|     |                     |                                                                    | CLKX/R int          | 0                                                           |      |
| 65  | $t_{su(FSX-C)}$     | Setup time, external FSX before CLKX                               | CLKX ext            | $-[t_{c(H)} - 8]^{\dagger}$ $[t_{c(SCK)}/2] - 10^{\dagger}$ | ns   |
|     |                     |                                                                    | CLKX int            | $[t_{c(H)} - 21]^{\dagger}$ $t_{c(SCK)}/2^{\dagger}$        |      |
| 66  | $t_{d(CH-DX)V}$     | Delay time, CLKX to first DX bit, FSX precedes CLKX high           | CLKX ext            | $30^{\dagger}$                                              | ns   |
|     |                     |                                                                    | CLKX int            | $18^{\dagger}$                                              |      |
| 67  | $t_{d(FSX-DX)V}$    | Delay time, FSX to first DX bit, CLKX precedes FSX                 | $30^{\dagger}$      |                                                             | ns   |
| 68  | $t_{d(CH-DXZ)}$     | Delay time, CLKX high to DX high impedance following last data bit | $17^{\dagger}$      |                                                             | ns   |

<sup>†</sup> This value is characterized but not tested

# TMS320C31, TMS320LC31

## DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

### serial-port timing parameters for TMS320C31-50 (see Figure 25 and Figure 26)

| NO. |                     |                                                                    | 'C31-50    |                                                             | UNIT |
|-----|---------------------|--------------------------------------------------------------------|------------|-------------------------------------------------------------|------|
|     |                     |                                                                    | MIN        | MAX                                                         |      |
| 54  | $t_{d(H1H-SCK)}$    | Delay time, H1 high to internal CLKX/R                             |            | 10                                                          | ns   |
| 55  | $t_{c(SCK)}$        | Cycle time, CLKX/R                                                 | CLKX/R ext | $t_{c(H)} \times 2.6$                                       | ns   |
|     |                     |                                                                    | CLKX/R int | $t_{c(H)} \times 2$ $t_{c(H)} \times 2^{32}$                |      |
| 56  | $t_w(SCK)$          | Pulse duration, CLKX/R high/low                                    | CLKX/R ext | $t_{c(H)} + 10$                                             | ns   |
|     |                     |                                                                    | CLKX/R int | $[t_{c(SCK)}/2] - 5$ $[t_{c(SCK)}/2] + 5$                   |      |
| 57  | $t_r(SCK)$          | Rise time, CLKX/R                                                  |            | 6                                                           | ns   |
| 58  | $t_f(SCK)$          | Fall time, CLKX/R                                                  |            | 6                                                           | ns   |
| 59  | $t_{d(C-DX)}$       | Delay time, CLKX to DX valid                                       | CLKX ext   | 24                                                          | ns   |
|     |                     |                                                                    | CLKX int   | 16                                                          |      |
| 60  | $t_{su(DR-CLKRL)}$  | Setup time, DR before CLKR low                                     | CLKR ext   | 9                                                           | ns   |
|     |                     |                                                                    | CLKR int   | 17                                                          |      |
| 61  | $t_h(CLKRL-DR)$     | Hold time, DR from CLKR low                                        | CLKR ext   | 7                                                           | ns   |
|     |                     |                                                                    | CLKR int   | 0                                                           |      |
| 62  | $t_{d(C-FSX)}$      | Delay time, CLKX to internal FSX high/low                          | CLKX ext   | 22                                                          | ns   |
|     |                     |                                                                    | CLKX int   | 15                                                          |      |
| 63  | $t_{su(FSR-CLKRL)}$ | Setup time, FSR before CLKR low                                    | CLKR ext   | 7                                                           | ns   |
|     |                     |                                                                    | CLKR int   | 7                                                           |      |
| 64  | $t_h(SCKL-FS)$      | Hold time, FSX/R input from CLKX/R low                             | CLKX/R ext | 7                                                           | ns   |
|     |                     |                                                                    | CLKX/R int | 0                                                           |      |
| 65  | $t_{su(FSX-C)}$     | Setup time, external FSX before CLKX                               | CLKX ext   | $-[t_{c(H)} - 8]^{\dagger}$ $[t_{c(SCK)}/2] - 10^{\dagger}$ | ns   |
|     |                     |                                                                    | CLKX int   | $-[t_{c(H)} - 21]^{\dagger}$ $t_{c(SCK)}/2^{\dagger}$       |      |
| 66  | $t_{d(CH-DX)V}$     | Delay time, CLKX to first DX bit, FSX precedes CLKX high           | CLKX ext   | $24^{\dagger}$                                              | ns   |
|     |                     |                                                                    | CLKX int   | $14^{\dagger}$                                              |      |
| 67  | $t_{d(FSX-DX)V}$    | Delay time, FSX to first DX bit, CLKX precedes FSX                 |            | $24^{\dagger}$                                              | ns   |
| 68  | $t_{d(CH-DXZ)}$     | Delay time, CLKX high to DX high impedance following last data bit |            | $14^{\dagger}$                                              | ns   |

<sup>†</sup> This value is characterized but not tested

**serial-port timing parameters for TMS320C31-60 (see Figure 25 and Figure 26)**

| NO. |                     |                                                                    | 'C31-60    |                                                             | UNIT |
|-----|---------------------|--------------------------------------------------------------------|------------|-------------------------------------------------------------|------|
|     |                     |                                                                    | MIN        | MAX                                                         |      |
| 54  | $t_{d(H1H-SCK)}$    | Delay time, H1 high to internal CLKX/R                             |            | 8                                                           | ns   |
| 55  | $t_{c(SCK)}$        | Cycle time, CLKX/R                                                 | CLKX/R ext | $t_{c(H)} \times 2.6$                                       | ns   |
|     |                     |                                                                    | CLKX/R int | $t_{c(H)} \times 2$ $t_{c(H)} \times 2^{32}$                |      |
| 56  | $t_{w(SCK)}$        | Pulse duration, CLKX/R high/low                                    | CLKX/R ext | $t_{c(H)} + 10$                                             | ns   |
|     |                     |                                                                    | CLKX/R int | $[t_{c(SCK)}/2] - 5$ $[t_{c(SCK)}/2] + 5$                   |      |
| 57  | $t_r(SCK)$          | Rise time, CLKX/R                                                  |            | 5                                                           | ns   |
| 58  | $t_f(SCK)$          | Fall time, CLKX/R                                                  |            | 5                                                           | ns   |
| 59  | $t_{d(C-DX)}$       | Delay time, CLKX to DX valid                                       | CLKX ext   | 20                                                          | ns   |
|     |                     |                                                                    | CLKX int   | 15                                                          |      |
| 60  | $t_{su(DR-CLKRL)}$  | Setup time, DR before CLKR low                                     | CLKR ext   | 8                                                           | ns   |
|     |                     |                                                                    | CLKR int   | 15                                                          |      |
| 61  | $t_h(CLKRL-DR)$     | Hold time, DR from CLKR low                                        | CLKR ext   | 6                                                           | ns   |
|     |                     |                                                                    | CLKR int   | 0                                                           |      |
| 62  | $t_{d(C-FSX)}$      | Delay time, CLKX to internal FSX high/low                          | CLKX ext   | 20                                                          | ns   |
|     |                     |                                                                    | CLKX int   | 14                                                          |      |
| 63  | $t_{su(FSR-CLKRL)}$ | Setup time, FSR before CLKR low                                    | CLKR ext   | 6                                                           | ns   |
|     |                     |                                                                    | CLKR int   | 6                                                           |      |
| 64  | $t_h(SCKL-FS)$      | Hold time, FSX/R input from CLKX/R low                             | CLKX/R ext | 6                                                           | ns   |
|     |                     |                                                                    | CLKX/R int | 0                                                           |      |
| 65  | $t_{su(FSX-C)}$     | Setup time, external FSX before CLKX                               | CLKX ext   | $-[t_{c(H)} - 8]^{\dagger}$ $[t_{c(SCK)}/2] - 10^{\dagger}$ | ns   |
|     |                     |                                                                    | CLKX int   | $-[t_{c(H)} - 21]^{\dagger}$ $t_{c(SCK)}/2^{\dagger}$       |      |
| 66  | $t_{d(CH-DX)V}$     | Delay time, CLKX to first DX bit, FSX precedes CLKX high           | CLKX ext   | $20^{\dagger}$                                              | ns   |
|     |                     |                                                                    | CLKX int   | $12^{\dagger}$                                              |      |
| 67  | $t_{d(FSX-DX)V}$    | Delay time, FSX to first DX bit, CLKX precedes FSX                 |            | $20^{\dagger}$                                              | ns   |
| 68  | $t_{d(CH-DXZ)}$     | Delay time, CLKX high to DX high impedance following last data bit |            | $12^{\dagger}$                                              | ns   |

<sup>†</sup> This value is characterized but not tested

# TMS320C31, TMS320LC31

## DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

### serial-port timing parameters for TMS320C31-80 (see Figure 25 and Figure 26)


| NO. |                     |                                                                    | 'C31-80    |                                                             | UNIT |
|-----|---------------------|--------------------------------------------------------------------|------------|-------------------------------------------------------------|------|
|     |                     |                                                                    | MIN        | MAX                                                         |      |
| 54  | $t_{d(H1H-SCK)}$    | Delay time, H1 high to internal CLKX/R                             |            | 7                                                           | ns   |
| 55  | $t_{c(SCK)}$        | Cycle time, CLKX/R                                                 | CLKX/R ext | $t_{c(H)} \times 2.6$                                       | ns   |
|     |                     |                                                                    | CLKX/R int | $t_{c(H)} \times 2$ $t_{c(H)} \times 2^{32}$                |      |
| 56  | $t_w(SCK)$          | Pulse duration, CLKX/R high/low                                    | CLKX/R ext | $t_{c(H)} + 6$                                              | ns   |
|     |                     |                                                                    | CLKX/R int | $[t_{c(SCK)}/2] - 5$ $[t_{c(SCK)}/2] + 5$                   |      |
| 57  | $t_r(SCK)$          | Rise time, CLKX/R                                                  |            | 3                                                           | ns   |
| 58  | $t_f(SCK)$          | Fall time, CLKX/R                                                  |            | 3                                                           | ns   |
| 59  | $t_{d(C-DX)}$       | Delay time, CLKX to DX valid                                       | CLKX ext   | 16                                                          | ns   |
|     |                     |                                                                    | CLKX int   | 11                                                          |      |
| 60  | $t_{su(DR-CLKRL)}$  | Setup time, DR before CLKR low                                     | CLKR ext   | 6                                                           | ns   |
|     |                     |                                                                    | CLKR int   | 13                                                          |      |
| 61  | $t_h(CLKRL-DR)$     | Hold time, DR from CLKR low                                        | CLKR ext   | 5                                                           | ns   |
|     |                     |                                                                    | CLKR int   | 0                                                           |      |
| 62  | $t_{d(C-FSX)}$      | Delay time, CLKX to internal FSX high/low                          | CLKX ext   | 16                                                          | ns   |
|     |                     |                                                                    | CLKX int   | 12                                                          |      |
| 63  | $t_{su(FSR-CLKRL)}$ | Setup time, FSR before CLKR low                                    | CLKR ext   | 5                                                           | ns   |
|     |                     |                                                                    | CLKR int   | 5                                                           |      |
| 64  | $t_h(SCKL-FS)$      | Hold time, FSX/R input from CLKX/R low                             | CLKX/R ext | 5                                                           | ns   |
|     |                     |                                                                    | CLKX/R int | 0                                                           |      |
| 65  | $t_{su(FSX-C)}$     | Setup time, external FSX before CLKX                               | CLKX ext   | $-[t_{c(H)} - 8]^{\dagger}$ $[t_{c(SCK)}/2] - 10^{\dagger}$ | ns   |
|     |                     |                                                                    | CLKX int   | $-[t_{c(H)} - 21]^{\dagger}$ $t_{c(SCK)}/2^{\dagger}$       |      |
| 66  | $t_{d(CH-DX)V}$     | Delay time, CLKX to first DX bit, FSX precedes CLKX high           | CLKX ext   | 16                                                          | ns   |
|     |                     |                                                                    | CLKX int   | 10                                                          |      |
| 67  | $t_{d(FSX-DX)V}$    | Delay time, FSX to first DX bit, CLKX precedes FSX                 |            | 16                                                          | ns   |
| 68  | $t_{d(CH-DXZ)}$     | Delay time, CLKX high to DX high impedance following last data bit |            | 10                                                          | ns   |

<sup>†</sup> This value is characterized but not tested

## data-rate timing modes

Unless otherwise indicated, the data-rate timings shown in Figure 25 and Figure 26 are valid for all serial-port modes, including handshake. For a functional description of serial-port operation refer to subsection 8.2.12 of the *TMS320C3x User's Guide* (literature number SPRU031).

The serial-port timing parameters for seven 'C3x devices are defined in the preceding "serial-port timing parameters" tables (such as "serial-port timing parameters for TMS320C31-60"). The numbers shown in Figure 25 and Figure 26 correspond with those in the NO. column of each table.




- NOTES: A. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.  
 B. Timing diagrams depend on the length of the serial-port word, where  $n = 8, 16, 24$ , or  $32$  bits, respectively.

**Figure 25. Timing for Fixed Data-Rate Mode**

# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

## data-rate timing modes (continued)



- NOTES: A. Timing diagrams show operation with CLKXP = CLKRP = FSXP = FSRP = 0.  
 B. Timing diagrams depend on the length of the serial-port word, where  $n = 8, 16, 24$ , or  $32$  bits, respectively.  
 C. The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.

**Figure 26. Timing for Variable Data-Rate Mode**

## HOLD timing

$\overline{\text{HOLD}}$  is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 27 occurs; otherwise, an additional delay of one clock cycle is possible.

The table, "timing parameters for  $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$ ", defines the timing parameters for the  $\overline{\text{HOLD}}$  and  $\overline{\text{HOLDA}}$  signals. The numbers shown in Figure 27 correspond with those in the NO. column of the table.

The NOHOLD bit of the primary-bus control register overrides the  $\overline{\text{HOLD}}$  signal. When this bit is set, the device comes out of hold and prevents future hold cycles.

Asserting  $\overline{\text{HOLD}}$  prevents the processor from accessing the primary bus. Program execution continues until a read from or a write to the primary bus is requested. In certain circumstances, the first write is pending, thus allowing the processor to continue until a second write is encountered.

**timing parameters for  $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$  (see Figure 27)**

| NO. |                                             | 'LC31-33       |     | 'C31-40<br>'LC31-40 |     | 'C31-50        |     | 'C31-60        |     | 'C31-80        |     | UNIT |
|-----|---------------------------------------------|----------------|-----|---------------------|-----|----------------|-----|----------------|-----|----------------|-----|------|
|     |                                             | MIN            | MAX | MIN                 | MAX | MIN            | MAX | MIN            | MAX | MIN            | MAX |      |
| 69  | $t_{su}(\overline{\text{HOLD}}\text{-H1L})$ | 15             |     | 13                  |     | 10             |     | 8              |     | 5              |     | ns   |
| 70  | $t_v(\overline{\text{H1L}}\text{-HOLDA})$   | 0 <sup>†</sup> | 10  | 0 <sup>†</sup>      | 9   | 0 <sup>†</sup> | 7   | 0 <sup>†</sup> | 6   | 0 <sup>†</sup> | 5   | ns   |
| 71  | $t_w(\overline{\text{HOLD}})^{\ddagger}$    |                |     |                     |     |                |     |                |     |                |     | ns   |
| 72  | $t_w(\overline{\text{HOLDA}})$              |                |     |                     |     |                |     |                |     |                |     | ns   |
| 73  | $t_d(\overline{\text{H1L}}\text{-SH})$      |                |     |                     |     |                |     |                |     |                |     | ns   |
| 74  | $t_{dis}(\overline{\text{H1L}}\text{-S})$   |                |     |                     |     |                |     |                |     |                |     | ns   |
| 75  | $t_{en}(\overline{\text{H1L}}\text{-S})$    |                |     |                     |     |                |     |                |     |                |     | ns   |
| 76  | $t_{dis}(\overline{\text{H1L}}\text{-RW})$  |                |     |                     |     |                |     |                |     |                |     | ns   |
| 77  | $t_{en}(\overline{\text{H1L}}\text{-RW})$   |                |     |                     |     |                |     |                |     |                |     | ns   |
| 78  | $t_{dis}(\overline{\text{H1L}}\text{-A})$   |                |     |                     |     |                |     |                |     |                |     | ns   |
| 79  | $t_{en}(\overline{\text{H1L}}\text{-A})$    |                |     |                     |     |                |     |                |     |                |     | ns   |
| 80  | $t_{dis}(\overline{\text{H1H}}\text{-D})$   |                |     |                     |     |                |     |                |     |                |     | ns   |

<sup>†</sup> This value is characterized but not tested

<sup>‡</sup>  $\overline{\text{HOLD}}$  is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 27 occurs; otherwise, an additional delay of one clock cycle is possible.


<sup>§</sup> Not tested

# TMS320C31, TMS320LC31

## DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

### HOLD timing (continued)



NOTE A:  $\overline{\text{HOLDA}}$  goes low in response to  $\overline{\text{HOLD}}$  going low and continues to remain low until one H1 cycle after  $\overline{\text{HOLD}}$  goes back high.

Figure 27. Timing for  $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$

## general-purpose I/O timing

Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The contents of the internal control registers associated with each peripheral define the modes for these pins.


## peripheral pin I/O timing

The table, timing parameters for peripheral pin general-purpose I/O, defines peripheral pin general-purpose I/O timing parameters. The numbers shown in Figure 28 correspond with those in the NO. column of the table below.

## timing parameters for peripheral pin general-purpose I/O (see Note 8 and Figure 28)

| NO. |                                                                    | LC31-33 |     | 'C31-40<br>'LC31-40 |     | 'C31-50 |     | 'C31-60 |     | 'C31-80 |     | UNIT |
|-----|--------------------------------------------------------------------|---------|-----|---------------------|-----|---------|-----|---------|-----|---------|-----|------|
|     |                                                                    | MIN     | MAX | MIN                 | MAX | MIN     | MAX | MIN     | MAX | MIN     | MAX |      |
| 81  | $t_{su}(GPIO-H1L)$ Setup time, general-purpose input before H1 low | 12      |     | 10                  |     | 9       |     | 8       |     | 7       |     | ns   |
| 82  | $t_h(H1L-GPIO)$ Hold time, general-purpose input after H1 low      | 0       |     | 0                   |     | 0       |     | 0       |     | 0       |     | ns   |
| 83  | $t_d(H1H-GPIO)$ Delay time, general-purpose output after H1 high   |         | 15  |                     | 13  |         | 10  |         | 8   |         | 6   | ns   |

NOTE 8: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.



NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

**Figure 28. Timing for Peripheral Pin General-Purpose I/O**

# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999


## changing the peripheral pin I/O modes

The following tables show the timing parameters for changing the peripheral pin from a general-purpose output pin to a general-purpose input pin and vice versa. The numbers shown in Figure 29 and Figure 30 correspond to those shown in the NO. column of the tables below.

## timing parameters for peripheral pin changing from general-purpose output to input mode (see Note 8 and Figure 29)

| NO. |                    |                                          | 'LC31-33 |     | 'C31-40<br>'LC31-40 |     | 'C31-50 |     | 'C31-60 |     | 'C31-80 |     | UNIT |
|-----|--------------------|------------------------------------------|----------|-----|---------------------|-----|---------|-----|---------|-----|---------|-----|------|
|     |                    |                                          | MIN      | MAX | MIN                 | MAX | MIN     | MAX | MIN     | MAX | MIN     | MAX |      |
| 84  | $t_{h(H1H)}$       | Hold time, peripheral pin after H1 high  |          | 15  |                     | 13  |         | 10  |         | 8   |         | 6   | ns   |
| 85  | $t_{su(GPIO-H1L)}$ | Setup time, peripheral pin before H1 low | 10       |     | 9                   |     | 9       |     | 8       |     | 7       |     | ns   |
| 86  | $t_{h(H1L-GPIO)}$  | Hold time, peripheral pin after H1 low   | 0        |     | 0                   |     | 0       |     | 0       |     | 0       |     | ns   |

NOTE 8: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.




NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

**Figure 29. Timing for Change of Peripheral Pin From General-Purpose Output to Input Mode**

**timing parameters for peripheral pin changing from general-purpose input to output mode (see Note 8 and Figure 30)**

| NO. |                                                                                        | 'LC31-33 |     | 'C31-40<br>'LC31-40 |     | 'C31-50 |     | 'C31-60 |     | 'C31-80 |     | UNIT |
|-----|----------------------------------------------------------------------------------------|----------|-----|---------------------|-----|---------|-----|---------|-----|---------|-----|------|
|     |                                                                                        | MIN      | MAX | MIN                 | MAX | MIN     | MAX | MIN     | MAX | MIN     | MAX |      |
| 87  | $t_{d(H1H-GPIO)}$ Delay time, H1 high to peripheral pin switching from input to output |          | 15  |                     | 13  |         | 10  |         | 8   |         | 6   | ns   |

NOTE 8: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.



NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

**Figure 30. Timing for Change of Peripheral Pin From General-Purpose Input to Output Mode**

## timer pin timing

Valid logic-level periods and polarity are specified by the contents of the internal control registers.

The following tables define the timing parameters for the timer pin. The numbers shown in Figure 31 correspond with those in the NO. column of the tables below.

### timing parameters for timer pin for TMS320LC31-33 (see Figure 31) †

| NO. | DESCRIPTION†                                               | 'LC31-33               |     | 'C31-40,<br>'LC31-40        |     | UNIT |
|-----|------------------------------------------------------------|------------------------|-----|-----------------------------|-----|------|
|     |                                                            | MIN                    | MAX | MIN                         | MAX |      |
| 88  | $t_{su}(TCLK-H1L)$ Setup time, TCLK external before H1 low | 12                     |     | 10                          |     | ns   |
| 89  | $t_h(H1L-TCLK)$ Hold time, TCLK external after H1 low      | 0                      |     | 0                           |     | ns   |
| 90  | $t_d(H1H-TCLK)$ Delay time, H1 high to TCLK internal valid |                        | 10  |                             | 9   | ns   |
| 91  | Cycle time, TCLK                                           | TCLK ext               |     | $t_{c(H)} \times 2.6$       |     | ns   |
|     |                                                            | TCLK int               |     | $t_{c(H)} \times 2$         |     |      |
|     |                                                            | TCLK ext               |     | $t_{c(H)} \times 2^{32\pm}$ |     |      |
| 92  | Pulse duration, TCLK high/low                              | TCLK ext               |     | $t_{c(H)} + 12$             |     | ns   |
|     |                                                            | TCLK int               |     | $t_{c(H)} + 10$             |     |      |
|     |                                                            | $[t_{c(TCLK)}/2] - 15$ |     | $[t_{c(TCLK)}/2] + 5$       |     |      |

† Timing parameters 88 and 89 are applicable for a synchronous input clock. Timing parameters 91 and 92 are applicable for an asynchronous input clock.

‡ Specified by design but not tested


### timing parameters for timer pin for TMS320LC31-40, TMS320C31-50, and TMS320C31-60 (see Figure 31) †

| NO. | DESCRIPTION†                                                  | 'C31-50                        |     | 'C31-60                        |     | 'C31-80                        |     | UNIT |
|-----|---------------------------------------------------------------|--------------------------------|-----|--------------------------------|-----|--------------------------------|-----|------|
|     |                                                               | MIN                            | MAX | MIN                            | MAX | MIN                            | MAX |      |
| 88  | $t_{su}(TCLK-H1L)$<br>Setup time, TCLK external before H1 low | 8                              |     | 6                              |     | 5                              |     | ns   |
| 89  | $t_h(H1L-TCLK)$<br>Hold time, TCLK external after H1 low      | 0                              |     | 0                              |     | 0                              |     | ns   |
| 90  | $t_d(H1H-TCLK)$<br>Delay time, H1 high to TCLK internal valid |                                | 9   |                                | 8   |                                | 6   | ns   |
| 91  | $t_c(TCLK)$                                                   | $t_c(H) \times 2.6$            |     | $t_c(H) \times 2.6$            |     | $t_c(H) \times 2.6$            |     | ns   |
|     | TCLK int                                                      | $t_c(H) \times 2$              |     | $t_c(H) \times 2$              |     | $t_c(H) \times 2$              |     |      |
|     | TCLK ext                                                      | $t_c(H) \times 2^{32\ddagger}$ |     | $t_c(H) \times 2^{32\ddagger}$ |     | $t_c(H) \times 2^{32\ddagger}$ |     |      |
| 92  | $t_w(TCLK)$                                                   | $t_c(H) + 10$                  |     | $t_c(H) + 10$                  |     | $t_c(H) + 6$                   |     | ns   |
|     | TCLK int                                                      | $[t_c(TCLK)/2] - 5$            |     | $[t_c(TCLK)/2] - 5$            |     | $[t_c(TCLK)/2] - 5$            |     |      |
|     |                                                               | $[t_c(TCLK)/2] + 5$            |     | $[t_c(TCLK)/2] + 5$            |     | $[t_c(TCLK)/2] + 5$            |     |      |

† Timing parameters 88 and 89 are applicable for a synchronous input clock. Timing parameters 91 and 92 are applicable for an asynchronous input clock.

‡ Specified by design but not tested

**timer pin timing (continued)**



NOTE A:  $\overline{HOLDA}$  goes low in response to  $\overline{HOLD}$  going low and continues to remain low until one H1 cycle after  $\overline{HOLD}$  goes back high.

**Figure 31. Timing for Timer Pin**

**$\overline{SHZ}$  pin timing**


The following table defines the timing parameter for the  $\overline{SHZ}$  pin. The number shown in Figure 32 corresponds with that in the NO. column of the table below.

**timing parameters for  $\overline{SHZ}$  (see Figure 32)**

| NO. |                                                                                                           | 'C31<br>'LC31  |                 | UNIT |
|-----|-----------------------------------------------------------------------------------------------------------|----------------|-----------------|------|
|     |                                                                                                           | MIN            | MAX             |      |
| 93  | $t_{dis}(\overline{SHZ})$ Disable time, $\overline{SHZ}$ low to all O, I/O pins disabled (high impedance) | 0 <sup>†</sup> | 2P <sup>‡</sup> | ns   |

<sup>†</sup> This value is characterized but not tested

<sup>‡</sup> P =  $t_{c}(CI)$



NOTE A: Enabling  $\overline{SHZ}$  destroys TMS320C3x register and memory contents. Assert  $\overline{SHZ} = 1$  and reset the TMS320C3x to restore it to a known condition.

**Figure 32. Timing for  $\overline{SHZ}$**

TMS320C31, TMS320LC31  
DIGITAL SIGNAL PROCESSORS

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

SHZ pin timing (continued)

Table 1. Thermal Resistance Characteristics

| PARAMETER                  | °C/W | AIR FLOW<br>LFPM |
|----------------------------|------|------------------|
| $R_{\theta JC}^{\dagger}$  | 11.0 | N/A              |
| $R_{\theta JA}^{\ddagger}$ | 49.0 | 0                |
| $R_{\theta JA}^{\ddagger}$ | 35.5 | 200              |
| $R_{\theta JA}^{\ddagger}$ | 28.0 | 400              |
| $R_{\theta JA}^{\ddagger}$ | 23.5 | 600              |
| $R_{\theta JA}^{\ddagger}$ | 21.6 | 800              |
| $R_{\theta JA}^{\ddagger}$ | 20.0 | 1000             |

$\dagger R_{\theta SC}$  = junction-to-case

$\ddagger R_{\theta JA}$  = junction-to-free air

## **MECHANICAL DATA**

The following packaging information and addendum reflect the most current data available for the designated device(s). This data is subject to change without notice and without revision of this document.

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish | MSL Peak Temp<br>(3) | Op Temp (°C) | Top-Side Markings<br>(4)   | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|------------------|----------------------|--------------|----------------------------|---------|
| TMS320C31PQA40   | NRND          | BQFP         | PQ                 | 132  |                | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-4-260C-72 HR   | -40 to 125   | @1991 TI<br>TMS320C31PQA40 |         |
| TMS320C31PQA50   | NRND          | BQFP         | PQ                 | 132  |                | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-4-260C-72 HR   | -40 to 125   | @1991 TI<br>TMS320C31PQA50 |         |
| TMS320C31PQL40   | NRND          | BQFP         | PQ                 | 132  |                | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-4-260C-72 HR   | 0 to 85      | @1991 TI<br>TMS320C31PQL40 |         |
| TMS320C31PQL50   | NRND          | BQFP         | PQ                 | 132  |                | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-4-260C-72 HR   | 0 to 85      | @1991 TI<br>TMS320C31PQL50 |         |
| TMS320C31PQL60   | NRND          | BQFP         | PQ                 | 132  |                | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-4-260C-72 HR   | 0 to 85      | @1991 TI<br>TMS320C31PQL60 |         |
| TMS320C31PQL80   | NRND          | BQFP         | PQ                 | 132  |                | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-4-260C-72 HR   | 0 to 85      | @1991 TI<br>TMS320C31PQL80 |         |
| TMS320LC31PQ40   | NRND          | BQFP         | PQ                 | 132  |                | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-4-260C-72 HR   | 0 to 85      | @1991 TI<br>TMS320LC31PQ40 |         |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TMS320C31, TMS320LC31 :**

- Catalog: [SM320C31](#)
- Enhanced Product: [SM320LC31-EP](#)
- Military: [SMJ320C31](#)


**NOTE:** Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications

## PQ (S-PQFP-G\*\*\*)

## PLASTIC QUAD FLATPACK

100 LEAD SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MO-069

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

|                              |                                                                                      |
|------------------------------|--------------------------------------------------------------------------------------|
| Audio                        | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers                   | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters              | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products                | <a href="http://www.dlp.com">www.dlp.com</a>                                         |
| DSP                          | <a href="http://dsp.ti.com">dsp.ti.com</a>                                           |
| Clocks and Timers            | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface                    | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                        | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt                   | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers             | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                         | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Applications Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity        | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |                                                                                          |
|-------------------------------|------------------------------------------------------------------------------------------|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.