National Semiconductor

ADC0820 8-Bit High Speed µP Compatible A/D Converter with **Track/Hold Function**

General Description

By using a half-flash conversion technique, the 8-bit ADC0820 CMOS A/D offers a 1.5 µs conversion time and dissipates only 75 mW of power. The half-flash technique consists of 32 comparators, a most significant 4-bit ADC and a least significant 4-bit ADC.

The input to the ADC0820 is tracked and held by the input sampling circuitry eliminating the need for an external sample-and-hold for signals moving at less than 100 mV/µs. For ease of interface to microprocessors, the ADC0820 has

been designed to appear as a memory location or I/O port without the need for external interfacing logic.

Key Specifications

Resolution

Frror

- 8 Bits Conversion Time 2.5 µs Max (RD Mode) 1.5 µs Max (WR-RD Mode) Low Power 75 mW Max Total Unadjusted

Features

- Built-in track-and-hold function
- No missing codes
- No external clocking
- Single supply 5 V_{DC}
- Easy interface to all microprocessors, or operates
- stand-alone
- Latched TRI-STATE[®] output
- Logic inputs and outputs meet both MOS and T²L voltage level specifications
- Operates ratiometrically or with any reference value equal to or less than V_{CC}
- 0V to 5V analog input voltage range with single 5V supply
- No zero or full-scale adjust required
- Overflow output available for cascading
- 0.3" standard width 20-pin DIP
- 20-pin molded chip carrier package
- 20-pin small outline package
- 20-pin shrink small outline package (SSOP)

Connection and Functional Diagrams

 $\pm \frac{1}{2}$ LSB and ± 1 LSB



© 1999 National Semiconductor Corporation DS005501 www.national.com

June 1999



Ordering Information

| Part Number | Total | Package | Temperature |
|-------------|------------------|--------------------------------|----------------|
| | Unadjusted Error | | Range |
| ADC0820BCV | | V20A — Molded Chip Carrier | 0°C to +70°C |
| ADC0820BCWM | ±1⁄2 LSB | M20B — Wide Body Small Outline | 0°C to +70°C |
| ADC0820BCN | | N20A — Molded DIP | 0°C to +70°C |
| ADC0820CCJ | | J20A — Cerdip | -40°C to +85°C |
| ADC0820CCWM | ±1 LSB | M20B — Wide Body Small Outline | 0°C to +70°C |
| ADC0820CIWM | TILOB | M20B-Wide Body Small Outline | -40°C to +85°C |
| ADC0820CCN | | N20A — Molded DIP | 0°C to +70°C |

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage (V _{CC}) | 10V |
|--|--------------------------------|
| Logic Control Inputs | –0.2V to V _{CC} +0.2V |
| Voltage at Other Inputs and Output | –0.2V to V _{CC} +0.2V |
| Storage Temperature Range | –65°C to +150°C |
| Package Dissipation at $T_A = 25^{\circ}C$ | 875 mW |
| Input Current at Any Pin (Note 5) | 1 mA |
| Package Input Current (Note 5) | 4 mA |
| ESD Susceptability (Note 9) | 1200V |
| Lead Temp. (Soldering, 10 sec.) | |
| Dual-In-Line Package (plastic) | 260°C |

| Dual-In-Line Package (ceramic) | 300°C |
|--------------------------------|-------|
| Surface Mount Package | |
| Vapor Phase (60 sec.) | 215°C |
| Infrared (15 sec.) | 220°C |

Operating Ratings (Notes 1, 2)

| Temperature Range | T _{MIN} ≤T _A ≤T _{MAX} |
|--------------------------|--|
| ADC0820CCJ | –40°C≤T _A ≤+85°C |
| ADC0820CIWM | –40°C≤T _A ≤+85°C |
| ADC0820BCN, ADC0820CCN | 0°C≤T _A ≤70°C |
| ADC0820BCV | 0°C≤T _A ≤70°C |
| ADC0820BCWM, ADC0820CCWM | 0°C≤T _A ≤70°C |
| V _{CC} Range | 4.5V to 8V |

Converter Characteristics

The following specifications apply for RD mode (pin 7=0), V_{CC} =5V, V_{REF} (+)=5V,and V_{REF} (-)=GND unless otherwise specified. **Boldface limits apply from T_MIN to T_MAX**; all other limits T_A = T_j =25°C.

| Parameter | Conditions | ADC0820CCJ | | | ADC08 | 820CCN 20BCWM 0820CIWM | Limit Units | |
|-------------------------------|----------------------------------|------------|----------------------|----------|----------|------------------------------|----------------------|------|
| | | Тур | Tested | Design | Тур | Tested | Design | 1 |
| | | (Note 6) | Limit | Limit | (Note 6) | Limit | Limit | |
| | | | (Note 7) | (Note 8) | | (Note 7) | (Note 8) | |
| Resolution | | | 8 | | | 8 | 8 | Bits |
| Total Unadjusted | ADC0820BCN, BCWM | | | | | ±1/2 | ±1/2 | LSB |
| Error | ADC0820CCJ | | ±1 | | | | | LSB |
| (Note 3) | ADC0820CCN, CCWM, CIWM, | | | | | ±1 | ±1 | LSB |
| | ADC0820CCMSA | | | | | ±1 | ±1 | LSB |
| Minimum Reference | | 2.3 | 1.00 | | 2.3 | 1.2 | | kΩ |
| Resistance | | | | | | | | |
| Maximum Reference | | 2.3 | 6 | | 2.3 | 5.3 | 6 | kΩ |
| Resistance | | | | | | | | |
| Maximum V _{REF} (+) | | | V _{cc} | | | V _{CC} | V _{cc} | V |
| Input Voltage | | | | | | | | |
| Minimum V _{REF} (-) | | | GND | | | GND | GND | V |
| Input Voltage | | | | | | | | |
| Minimum V _{REF} (+) | | | V _{REF} (-) | | | V _{REF} (-) | V _{REF} (-) | V |
| Input Voltage | | | | | | | | |
| Maximum V _{REF} (-) | | | V _{REF} (+) | | | V _{REF} (+) | V _{REF} (+) | V |
| Input Voltage | | | | | | | | |
| Maximum V _{IN} Input | | | V _{CC} +0.1 | | | V _{CC} +0.1 | V _{CC} +0.1 | V |
| Voltage | | | | | | | | |
| Minimum V _{IN} Input | | | GND-0.1 | | | GND-0.1 | GND-0.1 | V |
| Voltage | | | | | | | | |
| Maximum Analog | CS =V _{CC} | | | | | | | |
| Input Leakage | V _{IN} =V _{CC} | | 3 | | | 0.3 | 3 | μΑ |
| Current | V _{IN} =GND | | -3 | | | -0.3 | -3 | μΑ |
| Power Supply | V _{CC} =5V±5% | ±1/16 | ±1/4 | | ±1/16 | ± 1/4 | ±1/4 | LSB |
| Sensitivity | | | | | | | | |

DC Electrical Characteristics

· •

The following specifications apply for V_{CC} =5V, unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other

| Parameter | Conditions | | | ADC0820CCJ | | | ADC0820BCN, ADC0820CCN ADC0820BCV, ADC0820BCWM ADC0820CCWM, ADC0820CIWM | | |
|-----------------------------------|--|---|----------|------------|----------|----------|---|----------|----|
| | | | Тур | Tested | Design | Тур | Tested | Design | 1 |
| | | | (Note 6) | Limit | Limit | (Note 6) | Limit | Limit | |
| | | | | (Note 7) | (Note 8) | | (Note 7) | (Note 8) | |
| V _{IN(1)} , Logical "1" | V _{CC} =5.25V | CS, WR, RD | 1 | 2.0 | | | 2.0 | 2.0 | V |
| Input Voltage | | Mode | | 3.5 | | | 3.5 | 3.5 | V |
| V _{IN(0)} , Logical "0" | V _{CC} =4.75V | CS, WR, RD | | 0.8 | | | 0.8 | 0.8 | V |
| Input Voltage | | Mode | | 1.5 | | | 1.5 | 1.5 | V |
| I _{IN(1)} , Logical "1" | V _{IN(1)} =5V; CS | , RD | 0.005 | 1 | | 0.005 | | 1 | μΑ |
| Input Current | V _{IN(1)} =5V; WR | | 0.1 | 3 | | 0.1 | 0.3 | 3 | μA |
| | V _{IN(1)} =5V; Mode | | 50 | 200 | | 50 | 170 | 200 | μA |
| I _{IN(0)} , Logical "0" | V _{IN(0)} =0V; CS | V _{IN(0)} =0V; CS, RD, WR, | | -1 | | -0.005 | | -1 | μA |
| Input Current | Mode | | | | | | | | |
| V _{OUT(1)} , Logical "1" | V _{CC} =4.75V, I _O | _{υυτ} =-360 μΑ; | | 2.4 | | | 2.8 | 2.4 | V |
| Output Voltage | DB0-DB7, OF | ī, īnt | | | | | | | |
| | V _{CC} =4.75V, I _O | V _{CC} =4.75V, I _{OUT} =-10 μA; | | 4.5 | | | 4.6 | 4.5 | V |
| | DB0-DB7, OFL, INT | | | | | | | | |
| V _{OUT(0)} , Logical "0" | V _{CC} =4.75V, I _O | _{UT} =1.6 mA; | | 0.4 | | | 0.34 | 0.4 | V |
| Output Voltage | DB0-DB7, OF | L, INT, RDY | | | | | | | |
| I _{OUT} , TRI-STATE | V _{OUT} =5V; DB0 |)–DB7, RDY | 0.1 | 3 | | 0.1 | 0.3 | 3 | μA |
| Output Current | V _{OUT} =0V; DB0 |)–DB7, RDY | -0.1 | -3 | | -0.1 | -0.3 | -3 | μA |
| I _{SOURCE} , Output | V _{OUT} =0V; DB0–DB7, OFL | | -12 | -6 | | -12 | -7.2 | -6 | mA |
| Source Current | INT | | -9 | -4.0 | | -9 | -5.3 | -4.0 | mA |
| I _{SINK} , Output Sink | V _{OUT} =5V; DB0 |)–DB7, OFL , | 14 | 7 | | 14 | 8.4 | 7 | mA |
| Current | INT , RDY | | | | | | | | |
| I _{CC} , Supply Current | CS =WR =RD | =0 | 7.5 | 15 | | 7.5 | 13 | 15 | mA |

AC Electrical Characteristics

The following specifications apply for V_{CC} =5V, t_r = t_f =20 ns, $V_{REF}(+)$ =5V, $V_{REF}(-)$ =0V and T_A =25°C unless otherwise specified.

| Parameter t _{CRD} , Conversion Time for RD Mode t _{ACC0} , Access Time (Delay from Falling Edge of RD to Output Valid) | | Conditions | Typ (Note 6) | Tested Limit | Design Limit | Units |
|--|-----|--|----------------------|-----------------|---|-------|
| | | Pin 7 = 0, <i>Figure 2</i> | 1.6 | (Note 7) | (Note 8) 2.5 t _{CRD} +50 | μs |
| | | Pin 7 = 0, <i>Figure 2</i> | t _{CRD} +20 | | | ns |
| t _{CWR-RD} , Conversion Time for WR-RD Mode | | Pin 7 = V_{CC} ; t_{WR} = 600 ns, t_{RD} =600 ns; <i>Figures 3, 4</i> | | | 1.52 | μs |
| t _{WR} , Write Time | Min | Pin 7 = V_{CC} ; Figures 3, 4 | | 600 | | ns |
| | Max | (Note 4) See Graph | 50 | | | μs |
| t_{RD} , Read Time | Min | Pin 7 = V_{CC} ; Figures 3, 4 (Note 4) See Graph | | 600 | | ns |
| t _{ACC1} , Access Time (Delay from Falling Edge of RD to Output Valid) | | Pin 7 = V_{CC} , $t_{RD} < t_{I}$; Figure 3 C _L =15 pF | 190 | | 280 | ns |
| | | C ₁ =100 pF | 210 | | 320 | ns |

AC Electrical Characteristics (Continued)

The following specifications apply for V_{CC} =5V, t_r = t_r =20 ns, V_{REF} (+)=5V, V_{REF} (-)=0V and T_A =25°C unless otherwise specified.

| | | Тур | Tested | Design | |
|--|---|----------------------|----------|----------------------|-------|
| Parameter | Conditions | (Note 6) | Limit | Limit | Units |
| | | | (Note 7) | (Note 8) | |
| t _{ACC2} , Access Time (Delay from | Pin 7 = V_{CC} , $t_{RD} > t_I$; Figure 4 | | | | |
| Falling Edge of RD to Output | C _L =15 pF | 70 | | 120 | ns |
| Valid) | C _L =100 pF | 90 | | 150 | ns |
| t _{ACC3} , Access Time (Delay from Rising Edge of RDY to Output Valid) | $R_{PULLUP} = 1k \text{ and } C_{L} = 15 \text{ pF}$ | 30 | | | ns |
| t _I , Internal Comparison Time | Pin 7=V _{CC} ; <i>Figures 4, 5</i> C _L =50 pF | 800 | | 1300 | ns |
| t_{1H} , t_{0H} , TRI-STATE Control (Delay from Rising Edge of $\overline{\text{RD}}$ to Hi-Z State) | R _L =1k, C _L =10 pF | 100 | | 200 | ns |
| t_INTL, Delay from Rising Edge of | Pin 7 = V_{CC} , C_L = 50 pF | | | | |
| WR to Falling Edge of INT | t _{RD} >t _I ; <i>Figure 4</i> | | | tı | ns |
| | t _{RD} <t<sub>I; <i>Figure 3</i></t<sub> | t _{RD} +200 | | t _{RD} +290 | ns |
| t_INTH, Delay from Rising Edge of | Figures 2, 3, 4 | 125 | | 225 | ns |
| RD to Rising Edge of INT | C _L =50 pFc | | | | |
| t _{INTHWR} , Delay from Rising Edge of WR to Rising Edge of INT | <i>Figure 5</i> , C _L =50 pF | 175 | | 270 | ns |
| t_{RDY} , Delay from \overline{CS} to RDY | <i>Figure 2</i> , C _L =50 pF, Pin 7 =0 | 50 | | 100 | ns |
| t_{ID} , Delay from \overline{INT} to Output Valid | Figure 5 | 20 | | 50 | ns |
| t_{RI} , Delay from \overline{RD} to \overline{INT} | Pin 7=V _{CC} , t _{RD} <t<sub>I Figure 3</t<sub> | 200 | | 290 | ns |
| t _P , Delay from End of Conversion | Figures 2, 3, 4, 5 | | | 500 | ns |
| to Next Conversion | (Note 4) See Graph | | | | |
| Slew Rate, Tracking | | 0.1 | | | V/µs |
| C _{VIN} , Analog Input Capacitance | | 45 | | | pF |
| C _{OUT} , Logic Output Capacitance | | 5 | | | pF |
| C _{IN} , Logic Input Capacitance | | 5 | | | pF |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the GND pin, unless otherwise specified.

Note 3: Total unadjusted error includes offset, full-scale, and linearity errors.

Note 4: Accuracy may degrade if t_{WR} or t_{RD} is shorter than the minimum value specified. See Accuracy vs t_{WR} and Accuracy vs t_{RD} graphs.

Note 5: When the input voltage (V_{IN}) at any pin exceeds the power supply rails ($V_{IN} < V^{-} or V_{IN} > V^{+}$) the absolute value of current at that pin should be limited to 1 mA or less. The 4 mA package input current limits the number of pins that can exceed the power supply boundaries with a 1 mA current limit to four.

Note 6: Typicals are at 25°C and represent most likely parametric norm.

Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Design limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 9: Human body model, 100 pF discharaged through a 1.5 k Ω resistor.



6





8

| De | script | ion of Pin Functions | Pin | Name | Function |
|------|-----------------|--|-----|-----------------|---|
| Pin | Name | Function | 9 | ĪNT | WR-RD Mode |
| 1 | V _{IN} | Analog input; range =GND≤V _{IN} ≤V _{CC} | | | INT going low indicates that the |
| 2 | DB0 | TRI-STATE data output — bit 0 (LSB) | | | conversion is completed and the data |
| 3 | DB1 | TRI-STATE data output — bit 1 | | | result is in the output latch. INT will go |
| 4 | DB2 | TRI-STATE data output — bit 2 | | | low, ~800 ns (the preset internal time out, t_i) after the rising edge of \overline{WR} (see |
| 5 | DB3 | TRI-STATE data output — bit 3 | | | Figure 4); or \overline{INT} will go low after the |
| 6 | WR | WR-RD Mode | | | falling edge of RD , if RD goes low prior |
| - | /RDY | $\overline{\mathbf{WR}}$: With $\overline{\mathbf{CS}}$ low, the conversion is | | | to the 800 ns time out (see <i>Figure 3</i>). |
| | | started on the falling edge of \overline{WR} . | | | INT is reset by the rising edge of RD or |
| | | Approximately 800 ns (the preset internal | | | CS (see Figures 3, 4). |
| | | time out, t_l) after the \overline{WR} rising edge, the | | | RD Mode |
| | | result of the conversion will be strobed | | | INT going low indicates that the |
| | | into the output latch, provided that RD does not occur prior to this time out (see | | | conversion is completed and the data result is in the output latch. INT is reset |
| | | Figures 3, 4). | | | by the rising edge of \overline{RD} or \overline{CS} (see |
| | | RD Mode | | | Figure 2). |
| | | RDY: This is an open drain output (no | 10 | GND | Ground |
| | | internal pull-up device). RDY will go low | 11 | $V_{REF}(-)$ | The bottom of resistor ladder, voltage |
| | | after the falling edge of \overline{CS} ; RDY will go | | | range: $GND \le V_{REF}(-) \le V_{REF}(+)$ (Note 5) |
| | | TRI-STATE when the result of the | 12 | $V_{REF}(+)$ | The top of resistor ladder, voltage range |
| | | conversion is strobed into the output latch. It is used to simplify the interface | | | $V_{\text{REF}}(-) \leq V_{\text{REF}}(+) \leq V_{\text{CC}}$ (Note 5) |
| | | to a microprocessor system (see Figure | 13 | CS | \overline{CS} must be low in order for the \overline{RD} or |
| | | 2). | | | WR to be recognized by the converter. |
| 7 | Mode | Mode: Mode selection input — it is | 14 | DB4 | TRI-STATE data output — bit 4 |
| | | internally tied to GND through a 50 μ A | 15 | DB5 | TRI-STATE data output — bit 5 |
| | | current source. | 16 | DB6 | TRI-STATE data output — bit 6 |
| | | RD Mode: When mode is low | 17 | DB7 | TRI-STATE data output — bit 7 (MSB) |
| | | WR-RD Mode: When mode is high | 18 | OFL | Overflow output — If the analog input is higher than the V _{REF} (+), OFL will be low |
| 8 | RD | WR-RD Mode | | | at the end of conversion. It can be used |
| | | With CS low, the TRI-STATE data | | | to cascade 2 or more devices to have |
| | | outputs (DB0-DB7) will be activated when RD goes low (see <i>Figure 5</i>). RD | | | more resolution (9, 10-bit). This output i |
| | | can also be used to increase the speed | | | always active and does not go into |
| | | of the converter by reading data prior to | 19 | NC | TRI-STATE as DB0–DB7 do. |
| | | the preset internal time out (t _I , ~800 ns). | | NC | No connection |
| | | If this is done, the data result transferred | 20 | V _{cc} | Power supply voltage |
| | | to output latch is latched after the falling odds of the \overline{PD} (see Figures 3.4) | | | |
| | | edge of the RD (see <i>Figures 3, 4</i>). RD Mode | | | |
| | | With \overline{CS} low, the conversion will start | | | |
| | | with $\overline{\text{RD}}$ going low, also $\overline{\text{RD}}$ will enable | | | |
| | | the TRI-STATE data outputs at the | | | |
| | | completion of the conversion. RDY going | | | |
| | | TRI-STATE and INT going low indicates | | | |
| | | the completion of the conversion (see | | | |
| | | Figure 2). | | | |
| 1 0 | | tional Description | | | |
| | | | MO | 0. 00 | |
| | | OPERATION | | | nal DAC recreates an analog approximat Itage. This analog signal is then subtract |
| | | urement (<i>Figure 1</i>). Each flash ADC is made | | | and the difference voltage is converted by |
| up o | f 15 compa | arators which compare the unknown input to a | | | ash ADC (the LS ADC), providing the 4 le |
| | | er to get a 4-bit result. To take a full 8-bit read- | | | of the output data word. |
| | | conversion is done to provide the 4 most sig- its (via the MS flash ADC). Driven by the 4 | | | AC is actually a subsection of the MS fla is accomplished by using the same resis |

1.0 Functional Description (Continued)

ladder for the A/D as well as for generating the DAC signal. The DAC output is actually the tap on the resistor ladder which most closely approximates the analog input. In addition, the "sampled-data" comparators used in the ADC0820 provide the ability to compare the magnitudes of several analog signals simultaneously, without using input summing amplifiers. This is especially useful in the LS flash ADC, where the signal to be converted is an analog difference.

1.2 THE SAMPLED-DATA COMPARATOR

Each comparator in the ADC0820 consists of a CMOS inverter with a capacitively coupled input (Figures 6, 7). Analog switches connect the two comparator inputs to the input capacitor (C) and also connect the inverter's input and output. This device in effect now has one differential input pair. A comparison requires two cycles, one for zeroing the comparator, and another for making the comparison.

In the first cycle, one input switch and the inverter's feedback switch (Figure 6) are closed. In this interval, C is charged to the connected input (V1) less the inverter's bias voltage (V_B, approximately 1.2V). In the second cycle (Figure 7), these two switches are opened and the other (V2) input's switch is closed. The input capacitor now subtracts its stored voltage from the second input and the difference is amplified by the inverter's open loop gain. The inverter's input (V_B') becomes

$$V_{B} - (V1 - V2) \frac{C}{C + C_{S}}$$

and the output will go high or low depending on the sign of V_B'-V_B.

The actual circuitry used in the ADC0820 is a simple but important expansion of the basic comparator described above. By adding a second capacitor and another set of switches to the input (Figure 8), the scheme can be expanded to make dual differential comparisons. In this circuit, the feedback switch and one input switch on each capacitor (Z switches) are closed in the zeroing cycle. A comparison is then made



In the ADC0820, one bank of 15 comparators is used in each

4-bit flash A/D converter (Figure 12). The MS (most signifi-

cant) flash ADC also has one additional comparator to detect

input overrange. These two sets of comparators operate al-

ternately, with one group in its zeroing cycle while the other

by connecting the second input on each capacitor and opening all of the other switches (S switches). The change in voltage at the inverter's input, as a result of the change in charge on each input capacitor, will now depend on both input signal differences.



• $V_O = V_B$ • V on C = V1-V_B

 C_S = stray input node capacitor V_B = inverter input bias voltage

Zeroing Phase





 $\bullet V_{\mathsf{B}'} - V_{\mathsf{B}} = (V2 - V1) \frac{C}{C + C_{\mathsf{S}}}$ $\bullet V_{O'} = \frac{-A}{C+C_S} \left[CV2 - CV1 \right]$

•V∩' is dependent on V2-V1

Compare Phase FIGURE 7. Sampled-Data Comparator



FIGURE 8. ADC0820 Comparator (from MS Flash ADC)

after at least 600 ns, the output from the first set of comparators (the first flash) is decoded and latched. At this point the two 4-bit converters change modes and the LS (least significant) flash ADC enters its compare cycle. No less than 600 ns later, the \overline{RD} line may be pulled low to latch the lower 4 data bits and finish the 8-bit conversion. When RD goes low, the flash A/Ds change state once again in preparation for the next conversion.

When a typical conversion is started, the WR line is brought Figure 11 also outlines how the converter's interface timing low. At this instant the MS comparators go from zeroing to comparison mode (*Figure 11*). When WR is returned high relates to its analog input (VIN). In WR-RD mode, VIN is mea-

www.national.com

is comparing.

1.3 ARCHITECTURE

1.0 Functional Description (Continued)

sured while WR is low. In RD mode, sampling occurs during the first 800 ns of RD. Because of the input connections to the ADC0820's LS and MS comparators, the converter has the ability to sample $V_{\mbox{\scriptsize IN}}$ at one instant (Section 2.4), despite the fact that two separate 4-bit conversions are being done. More specifically, when WR is low the MS flash is in compare mode (connected to $V_{\text{IN}}),$ and the LS flash is in zero mode (also connected to V_{IN}). Therefore both flash ADCs sample V_{IN} at the same time.

1.4 DIGITAL INTERFACE

The ADC0820 has two basic interface modes which are selected by strapping the MODE pin high or low.

RD Mode

With the MODE pin grounded, the converter is set to Read mode. In this configuration, a complete conversion is done by pulling RD low until output data appears. An INT line is provided which goes low at the end of the conversion as well as a RDY output which can be used to signal a processor that the converter is busy or can also serve as a system Transfer Acknowledge signal.



When in RD mode, the comparator phases are internally triggered. At the falling edge of RD, the MS flash converter goes from zero to compare mode and the LS ADC's comparators enter their zero cycle. After 800 ns, data from the MS flash is latched and the LS flash ADC enters compare mode. Following another 800 ns, the lower 4 bits are recovered.

WR then RD Mode

With the MODE pin tied high, the A/D will be set up for the WR-RD mode. Here, a conversion is started with the WR input; however, there are two options for reading the output data which relate to interface timing. If an interrupt driven scheme is desired, the user can wait for INT to go low before reading the conversion result (Figure 10). INT will typically go low 800 ns after WR's rising edge. However, if a shorter

conversion time is desired, the processor need not wait for INT and can exercise a read after only 600 ns (Figure 9). If this is done, INT will immediately go low and data will appear at the outputs.



FIGURE 9. WR-RD Mode (Pin 7 is High and t_{RD}<t_I)



Stand-Alone

For stand-alone operation in WR-RD mode, $\overline{\text{CS}}$ and $\overline{\text{RD}}$ can be tied low and a conversion can be started with $\overline{\text{WR}}.$ Data will be valid approximately 800 ns following WR's rising edge.

WR-RD Mode (Pin 7 is High) Stand-Alone Operation





FIGURE 11. Operating Sequence (WR-RD Mode)

OTHER INTERFACE CONSIDERATIONS

In order to maintain conversion accuracy, \overline{WR} has a maximum width spec of 50 µs. When the MS flash ADC's sampled-data comparators (Section 1.2) are in comparison mode (\overline{WR} is low), the input capacitors (C, *Figure 8*) must hold their charge. Switch leakage and inverter bias current can cause errors if the comparator is left in this phase for too long.

Since the MS flash ADC enters its zeroing phase at the end of a conversion (Section 1.3), a new conversion cannot be started until this phase is complete. The minimum spec for this time (t_p , *Figures 2, 3, 4, 5*) is 500 ns.



2.0 Analog Considerations

2.1 REFERENCE AND INPUT

The two V_{REF} inputs of the ADC0820 are fully differential and define the zero to full-scale input range of the A to D converter. This allows the designer to easily vary the span of the analog input since this range will be equivalent to the voltage difference between V_{IN}(+) and V_{IN}(-). By reducing V_{REF}(V_{REF}=V_{REF}(+)-V_{REF}(-)) to less than 5V, the sensitivity of the converter can be increased (i.e., if V_{REF}=2V then 1 LSB=7.8 mV). The input/reference arrangement also facilitates ratiometric operation and in many cases the chip power supply can be used for transducer power as well as the V_{REF}

This reference flexibility lets the input span not only be varied but also offset from zero. The voltage at V_{REF}(–) sets the input level which produces a digital output of all zeroes. Though V_{IN} is not itself differential, the reference design affords nearly differential-input capability for most measurement applications. *Figure 13* shows some of the configurations that are possible.

2.2 INPUT CURRENT

Due to the unique conversion techniques employed by the ADC0820, the analog input behaves somewhat differently than in conventional devices. The A/D's sampled-data comparators take varying amounts of input current depending on which cycle the conversion is in.

The equivalent input circuit of the ADC0820 is shown in *Figure 14.* When a conversion starts (WR low, WR-RD mode), all input switches close, connecting V_{IN} to thirty-one 1 pF capacitors. Although the two 4-bit flash circuits are not both in their compare cycle at the same time, V_{IN} still sees all input capacitors at once. This is because the MS flash converter is connected to the input during its compare interval and the LS flash is connected to the input during its zeroing phase (Section 1.3). In other words, the LS ADC uses V_{IN} as its zero-phase input.

The input capacitors must charge to the input voltage through the on resistance of the analog switches (about 5 k $_{\Omega}$ to 10 k $_{\Omega}$). In addition, about 12 pF of input stray capacitance must also be charged. For large source resistances, the analog input can be modeled as an RC network as shown in *Figure 15.* As Rs increases, it will take longer for the input capacitance to charge.

In RD mode, the input switches are closed for approximately 800 ns at the start of the conversion. In WR-RD mode, the time that the switches are closed to allow this charging is the time that \overline{WR} is low. Since other factors force this time to be at least 600 ns, input time constants of 100 ns can be accommodated without special consideration. Typical total input capacitance values of 45 pF allow R_S to be 1.5 k Ω without lengthening \overline{WR} to give $V_{\rm IN}$ more time to settle.





FIGURE 15.

2.3 INPUT FILTERING

It should be made clear that transients in the analog input signal, caused by charging current flowing into $V_{\rm IN}$, will not degrade the A/D's performance in most cases. In effect the ADC0820 does not "look" at the input when these transients occur. The comparators' outputs are not latched while WR is low, so at least 600 ns will be provided to charge the ADC's input capacitance. It is therefore not necessary to filter out these transients by putting an external cap on the $V_{\rm IN}$ terminal.

2.4 INHERENT SAMPLE-HOLD

Another benefit of the ADC0820's input mechanism is its ability to measure a variety of high speed signals without the help of an external sample-and-hold. In a conventional SAR type converter, regardless of its speed, the input must remain at least $\frac{1}{2}$ LSB stable throughout the conversion process if full accuracy is to be maintained. Consequently, for many high speed signals, this signal must be externally sampled, and held stationary during the conversion.

Sampled-data comparators, by nature of their input switching, already accomplish this function to a large degree (Section 1.2). Although the conversion time for the ADC0820 is 1.5 µs, the time through which V_{IN} must be ½ LSB stable is much smaller. Since the MS flash ADC uses V_{IN} as its "compare" input and the LS ADC uses V_{IN} as its "zero" input, the ADC0820 only "samples" V_{IN} when WR is low (Sections 1.3 and 2.2). Even though the two flashes are not done simultaneously, the analog signal is measured at one instant. The value of V_{IN} approximately 100 ns after the rising edge of \overline{WR} (100 ns due to internal logic prop delay) will be the measured value.

Input signals with slew rates typically below 100 mV/µs can be converted without error. However, because of the input time constants, and charge injection through the opened comparator input switches, faster signals may cause errors. Still, the ADC0820's loss in accuracy for a given increase in signal slope is far less than what would be witnessed in a conventional successive approximation device. An SAR type converter with a conversion time as fast as 1 µs would still not be able to measure a 5V 1 kHz sine wave without the aid of an external sample-and-hold. The ADC0820, with no such help, can typically measure 5V, 7 kHz waveforms.



16















Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.