# High Speed Dual MOSFET Drivers

The MC34151/MC33151 are dual inverting high speed drivers specifically designed for applications that require low current digital circuitry to drive large capacitive loads with high slew rates. These devices feature low input current making them CMOS and LSTTL logic compatible, input hysteresis for fast output switching that is independent of input transition time, and two high current totem pole outputs ideally suited for driving power MOSFETs. Also included is an undervoltage lockout with hysteresis to prevent erratic system operation at low supply voltages.

Typical applications include switching power supplies, dc to dc converters, capacitor charge pump voltage doublers/inverters, and motor controllers.

These devices are available in dual-in-line and surface mount packages.

#### Features

- Two Independent Channels with 1.5 A Totem Pole Output
- Output Rise and Fall Times of 15 ns with 1000 pF Load
- CMOS/LSTTL Compatible Inputs with Hysteresis
- Undervoltage Lockout with Hysteresis
- Low Standby Current
- Efficient High Frequency Operation
- Enhanced System Performance with Common Switching Regulator Control ICs
- Pin Out Equivalent to DS0026 and MMH0026
- These are Pb-Free and Halide-Free Devices






Figure 1. Representative Block Diagram




## **ON Semiconductor®**

http://onsemi.com









#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	20	V
Logic Inputs (Note 1)	V <sub>in</sub>	–0.3 to $V_{CC}$	V
Drive Outputs (Note 2) Totem Pole Sink or Source Current Diode Clamp Current (Drive Output to V <sub>CC</sub> )	l <sub>O</sub> I <sub>O(clamp)</sub>	1.5 1.0	A
Power Dissipation and Thermal Characteristics D Suffix SOIC-8 Package Case 751 Maximum Power Dissipation @ $T_A = 50^{\circ}C$ Thermal Resistance, Junction-to-Air P Suffix 8-Pin Package Case 626 Maximum Power Dissipation @ $T_A = 50^{\circ}C$ Thermal Resistance, Junction-to-Air	P <sub>D</sub> R <sub>θJA</sub> P <sub>D</sub> R <sub>θJA</sub>	0.56 180 1.0 100	W °C/W W °C/W
Operating Junction Temperature	TJ	+150	°C
Operating Ambient Temperature MC34151 MC33151 MC33151V	T <sub>A</sub>	0 to +70 -40 to +85 -40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Electrostatic Discharge Sensitivity (ESD) (Note 3) Human Body Model (HBM) Machine Model (MM) Charged Device Model (CDM)	ESD	2000 200 1500	V


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect For optimum switching speed, the maximum input voltage should be limited to 10 V or V<sub>CC</sub>, whichever is less.
 Maximum package power dissipation limits must be observed.

ESD protection per JEDEC Standard JESD22-A114-F for HBM per JEDEC Standard JESD22-A115-A for MM per JEDEC Standard JESD22-C101D for CDM.

<b>ELECTRICAL CHARACTERISTICS</b> (V <sub>CC</sub> = 12 V, for typical values $T_A = 25^{\circ}C$ , for min/max values $T_A$ is	is the only ope	erating
ambient temperature range that applies [Note 3], unless otherwise noted.)		

Characteristics	Symbol	Min	Тур	Max	Uni
LOGIC INPUTS					
Input Threshold Voltage – Output Transition High to Low State	VIH	-	1.75	2.6	V
Output Transition Low to High State	VIL	0.8	1.58	-	
Input Current – High State (V <sub>IH</sub> = 2.6 V)	IIH	-	200	500	μA
– Low State ( $V_{IL} = 0.8 V$ )	Ι <sub>ΙL</sub>	-	20	100	
DRIVE OUTPUT	-		-		
Output Voltage – Low State (I <sub>Sink</sub> = 10 mA)	V <sub>OL</sub>	-	0.8	1.2	V
(I <sub>Sink</sub> = 50 mA)		-	1.1	1.5	
(I <sub>Sink</sub> = 400 mA)		-	1.7	2.5	
– High State (I <sub>Source</sub> = 10 mA)	V <sub>OH</sub>	10.5	11.2	-	
(I <sub>Source</sub> = 50 mA)		10.4	11.1	-	
(I <sub>Source</sub> = 400 mA)		9.5	10.9	-	
Output Pulldown Resistor	R <sub>PD</sub>	-	100	-	k۵
SWITCHING CHARACTERISTICS (T <sub>A</sub> = 25°C)	-		-		
Propagation Delay (10% Input to 10% Output, C <sub>L</sub> = 1.0 nF)					ns
Logic Input to Drive Output Rise	t <sub>PLH(in/out)</sub>	-	35	100	
Logic Input to Drive Output Fall	tPHL(in/out)	-	36	100	
Drive Output Rise Time (10% to 90%) C <sub>L</sub> = 1.0 nF	t <sub>r</sub>	-	14	30	ns
$C_L = 2.5 \text{ nF}$		-	31	-	
Drive Output Fall Time (90% to 10%) C <sub>1</sub> = 1.0 nF	t <sub>f</sub>	_	16	30	ns
$\overline{C_L} = 2.5 \text{ nF}$		-	32	-	
TOTAL DEVICE	-		-		
Power Supply Current	I <sub>CC</sub>				m/
Standby (Logic Inputs Grounded)		-	6.0	10	
Operating ( $C_L$ = 1.0 nF Drive Outputs 1 and 2, f = 100 kHz)		-	10.5	15	
Operating Voltage	V <sub>CC</sub>	6.5	-	18	V

2. Maximum package power dissipation limits must be observed. 3.  $T_{low} = 0^{\circ}C$  for MC34151  $T_{high} = +70^{\circ}C$  for MC34151  $+85^{\circ}C$  for MC33151



5.0 V Logic Input  $t_p, t_f \le 10 \text{ ns}$ 0 V  $t_{PHL}$ 90%  $t_{PLH}$   $t_{PLH}$   $t_{PLH}$   $t_{r}$   $t_r$   $t_r$  $t_r$ 

Figure 2. Switching Characteristics Test Circuit




Figure 4. Logic Input Current versus Input Voltage




Figure 6. Drive Output Low-to-High Propagation Delay versus Logic Overdrive Voltage

Figure 3. Switching Waveform Definitions




Figure 5. Logic Input Threshold Voltage versus Temperature




Figure 7. Drive Output High-to-Low Propagation Delay versus Logic Input Overdrive Voltage




Figure 8. Propagation Delay





Figure 9. Drive Output Clamp Voltage versus Clamp Current










Figure 13. Drive Output Fall Time








Figure 12. Drive Output Rise Time




Figure 16. Supply Current versus Input Frequency

Figure 17. Supply Current versus Supply Voltage

#### Description

The MC34151 is a dual inverting high speed driver specifically designed to interface low current digital circuitry with power MOSFETs. This device is constructed with Schottky clamped Bipolar Analog technology which offers a high degree of performance and ruggedness in hostile industrial environments.

#### Input Stage

The Logic Inputs have 170 mV of hysteresis with the input threshold centered at 1.67 V. The input thresholds are insensitive to  $V_{CC}$  making this device directly compatible with CMOS and LSTTL logic families over its entire operating voltage range. Input hysteresis provides fast output switching that is independent of the input signal transition time, preventing output oscillations as the input thresholds are crossed. The inputs are designed to accept a signal amplitude ranging from ground to  $V_{CC}$ . This allows the output of one channel to directly drive the input of a second channel for master–slave operation. Each input will cause the associated Drive Output to be in a known high state.

## Output Stage

**APPLICATIONS INFORMATION** 

Each totem pole Drive Output is capable of sourcing and sinking up to 1.5 A with a typical 'on' resistance of 2.4  $\Omega$  at 1.0 A. The low 'on' resistance allows high output currents to be attained at a lower  $V_{CC}$  than with comparative CMOS drivers. Each output has a 100 k $\Omega$  pulldown resistor to keep the MOSFET gate low when  $V_{CC}$  is less than 1.4 V. No over current or thermal protection has been designed into the device, so output shorting to  $V_{CC}$  or ground must be avoided.

Parasitic inductance in series with the load will cause the driver outputs to ring above  $V_{CC}$  during the turn-on transition, and below ground during the turn-off transition. With CMOS drivers, this mode of operation can cause a destructive output latchup condition. The MC34151 is immune to output latchup. The Drive Outputs contain an internal diode to  $V_{CC}$  for clamping positive voltage transients. When operating with  $V_{CC}$  at 18 V, proper power supply bypassing must be observed to prevent the output ringing from exceeding the maximum 20 V device rating. Negative output transients are clamped by the internal NPN pullup transistor. Since full supply voltage is applied across

the NPN pullup during the negative output transient, power dissipation at high frequencies can become excessive. Figures 20, 21, and 22 show a method of using external Schottky diode clamps to reduce driver power dissipation.

#### **Undervoltage Lockout**

An undervoltage lockout with hysteresis prevents erratic system operation at low supply voltages. The UVLO forces the Drive Outputs into a low state as  $V_{CC}$  rises from 1.4 V to the 5.8 V upper threshold. The lower UVLO threshold is 5.3 V, yielding about 500 mV of hysteresis.

#### **Power Dissipation**

Circuit performance and long term reliability are enhanced with reduced die temperature. Die temperature increase is directly related to the power that the integrated circuit must dissipate and the total thermal resistance from the junction to ambient. The formula for calculating the junction temperature with the package in free air is:

where:

 $T_J$  = Junction Temperature  $T_A$  = Ambient Temperature  $P_D$  = Power Dissipation

 $T_J = T_A + P_D (R_{\theta JA})$ 

 $R_{\theta JA}$  = Thermal Resistance Junction to Ambient

There are three basic components that make up total power to be dissipated when driving a capacitive load with respect to ground. They are:

where:

 $P_D = P_Q + P_C + P_T$  $P_Q = Quiescent Power Dissipation$ 

 $P_C$  = Capacitive Load Power Dissipation

 $P_T$  = Transition Power Dissipation

The quiescent power supply current depends on the supply voltage and duty cycle as shown in Figure 17. The device's quiescent power dissipation is:

$$P_{Q} = V_{CC} \quad (I_{CCL} (1-D) + I_{CCH} (D))$$

where:

I<sub>CCL</sub> = Supply Current with Low State Drive Outputs

- I<sub>CCH</sub> = Supply Current with High State Drive Outputs
  - D = Output Duty Cycle

The capacitive load power dissipation is directly related to the load capacitance value, frequency, and Drive Output voltage swing. The capacitive load power dissipation per driver is:

 $\begin{array}{rcl} P_{C} = & V_{CC} \left( V_{OH} - V_{OL} \right) C_{L} f \\ \text{where:} & V_{OH} = & \text{High State Drive Output Voltage} \\ & V_{OL} = & \text{Low State Drive Output Voltage} \\ & C_{L} = & \text{Load Capacitance} \\ & f = & \text{frequency} \end{array}$ 

When driving a MOSFET, the calculation of capacitive load power  $P_C$  is somewhat complicated by the changing gate to source capacitance  $C_{GS}$  as the device switches. To aid in this calculation, power MOSFET manufacturers provide

gate charge information on their data sheets. Figure 18 shows a curve of gate voltage versus gate charge for the ON Semiconductor MTM15N50. Note that there are three distinct slopes to the curve representing different input capacitance values. To completely switch the MOSFET 'on', the gate must be brought to 10 V with respect to the source. The graph shows that a gate charge  $Q_g$  of 110 nC is required when operating the MOSFET with a drain to source voltage  $V_{DS}$  of 400 V.




Figure 18. Gate-To-Source Voltage versus Gate Charge

The capacitive load power dissipation is directly related to the required gate charge, and operating frequency. The capacitive load power dissipation per driver is:

$$P_{C(MOSFET)} = V_C Q_g f$$

The flat region from 10 nC to 55 nC is caused by the drain-to-gate Miller capacitance, occurring while the MOSFET is in the linear region dissipating substantial amounts of power. The high output current capability of the MC34151 is able to quickly deliver the required gate charge for fast power efficient MOSFET switching. By operating the MC34151 at a higher  $V_{CC}$ , additional charge can be provided to bring the gate above 10 V. This will reduce the 'on' resistance of the MOSFET at the expense of higher driver dissipation at a given operating frequency.


The transition power dissipation is due to extremely short simultaneous conduction of internal circuit nodes when the Drive Outputs change state. The transition power dissipation per driver is approximately:

> $P_T = V_{CC}$  (1.08  $V_{CC}$  C<sub>L</sub> f – 8 y 10<sup>-4</sup>)  $P_T$  must be greater than zero.

Switching time characterization of the MC34151 is performed with fixed capacitive loads. Figure 14 shows that for small capacitance loads, the switching speed is limited by transistor turn–on/off time and the slew rate of the internal nodes. For large capacitance loads, the switching speed is limited by the maximum output current capability of the integrated circuit.


#### LAYOUT CONSIDERATIONS

High frequency printed circuit layout techniques are imperative to prevent excessive output ringing and overshoot. **Do not attempt to construct the driver circuit on wire-wrap or plug-in prototype boards.** When driving large capacitive loads, the printed circuit board must contain a low inductance ground plane to minimize the voltage spikes induced by the high ground ripple currents. All high current loops should be kept as short as possible using heavy copper runs to provide a low impedance high frequency path. For



The MC34151 greatly enhances the drive capabilities of common switching regulators and CMOS/TTL logic devices.

#### Figure 19. Enhanced System Performance with Common Switching Regulators




Output Schottky diodes are recommended when driving inductive loads at high frequencies. The diodes reduce the driver's power dissipation by preventing the output pins from being driven above  $V_{CC}$  and below ground.

#### Figure 21. Direct Transformer Drive


optimum drive performance, it is recommended that the initial circuit design contains dual power supply bypass capacitors connected with short leads as close to the  $V_{CC}$  pin and ground as the layout will permit. Suggested capacitors are a low inductance 0.1  $\mu$ F ceramic in parallel with a 4.7  $\mu$ F tantalum. Additional bypass capacitors may be required depending upon Drive Output loading and circuit layout.

Proper printed circuit board layout is extremely critical and cannot be over emphasized.




Series gate resistor  $R_g$  may be needed to damp high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.  $R_g$  will decrease the MOSFET switching speed. Schottky diode  $D_1$  can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground.

#### Figure 20. MOSFET Parasitic Oscillations




#### Figure 22. Isolated MOSFET Drive




In noise sensitive applications, both conducted and radiated EMI can be reduced significantly by controlling the MOSFET's turn-on and turn-off times.

#### Figure 23. Controlled MOSFET Drive



The totem-pole outputs can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor  $C_1$ .

Figure 24. Bipolar Transistor Drive



The capacitor's equivalent series resistance limits the Drive Output Current to 1.5 A. An additional series resistor may be required when using tantalum or other low ESR capacitors.

Figure 25. Dual Charge Pump Converter

Output Load Regulation					
I <sub>O</sub> (mA)	+V <sub>0</sub> (V)	-V <sub>0</sub> (V)			
0	27.7	-13.3			
1.0	27.4	-12.9			
10	26.4	-11.9			
20	25.5	-11.2			
30	24.6	-10.5			
50	22.6	-9.4			


#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>	
MC34151DG	SOIC-8 (Pb-Free)	98 Units / Rail	
MC34151DR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel	
MC34151PG	PDIP-8 (Pb-Free)	50 Units / Rail	
MC33151DG	SOIC-8 (Pb-Free)	98 Units / Rail	
MC33151DR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel	
MC33151PG	PDIP-8 (Pb-Free)	50 Units / Rail	
MC33151VDR2G	SOIC–8 (Pb–Free)	2500 Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS


PDIP-8 **P SUFFIX** CASE 626-05 **ISSUE M** 





- NOTES:
   DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: INCHES.
   DIMENSION E IS MEASURED WITH THE LEADS RE-STRAINED PARALLEL AT WIDTH E2.
   DIMENSION EI DOES NOT INCLUDE MOLD FLASH.
   ROUNDED CORNERS OPTIONAL.

	INCHES			MIL	IILLIMETERS		
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α			0.210			5.33	
A1	0.015			0.38			
b	0.014	0.018	0.022	0.35	0.46	0.56	
С	0.008	0.010	0.014	0.20	0.25	0.36	
D	0.355	0.365	0.400	9.02	9.27	10.02	
D1	0.005			0.13			
Ш	0.300	0.310	0.325	7.62	7.87	8.26	
E1	0.240	0.250	0.280	6.10	6.35	7.11	
E2	0.300 BSC			7.62 BSC		;	
E3			0.430			10.92	
e	0.100 BSC			2.54 BSC			
Г	0.115	0.130	0.150	2.92	3.30	3.81	






END VIEW

#### PACKAGE DIMENSIONS

SOIC-8 D SUFFIX



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
- CONTROLLING DIMENSION: MILLIMETER.
   DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MOLD PROTRUSION.
   MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 5. ZEL OR TURLIZEL OR ADE ODDOL TEL NEW
- MAXIMUM MATERIAL CONDITION.
  6. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX		
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
ĸ	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
Ν	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

# Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.