\\ \title{

## Dual SMPS Outputs, LDO, and Dual Charge<br> \title{ \section*{Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED} 

 Pumps with I2C Interface for OLED}}


#### Abstract

General Description The MAX17065 provides the power-supply rails for activematrix, organic light-emitting diode (OLED) displays. The MAX17065 includes a step-up DC-DC converter, an inverting DC-DC converter, a regulated positive charge pump, a regulated negative charge pump, and a low-dropout linear regulator (LDO). Synchronous rectifiers are integrated into the IC, eliminating the need for external power components. $\mathrm{An} \mathrm{I}^{2} \mathrm{C}$ interface is used to program the switching frequency, the operating mode and the cycle-by-cycle current limit of the noninverting and step-up converters, as well as the output voltages of the inverting converter and the charge pumps. Efficiency of 94\% can be achieved for the step-up and 83\% for the inverting converter.

The MAX17065 is packaged into a space-efficient 28 -pin, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ TQFN package with an exposed backside pad (EP) to enhance thermal characteristics.


Applications
Cell Phones
Digital Still Cameras
MP3 Players
Minimal Operating Circuit

$\qquad$ Features

- 2.3 V to 4.5 V Input Voltage Supply Range
- Fixed +5.35V Step-Up DC-DC Converter
- Adjustable -0.5V to -5.0V Inverting DC-DC Converter
- Adjustable $450 \mathrm{~mA} / 700 \mathrm{~mA}$ Cycle-by-Cycle Current Limit for DC-DC Converters
- Selectable SKIP or Forced-PWM Mode for DC-DC Converters
- 600kHz/1.2MHz Selectable Fixed-Switching Frequency
- +5.5V to +9.0V Adjustable Positive-Regulated Charge Pump
- 5.0 V to -0.5V Adjustable Negative-Regulated Charge Pump
- +1.9V 60mA LDO
- Integrated Synchronous Rectifiers

True Shutdown ${ }^{\text {™ }}$

- Output Undervoltage Shutdown with 100ms Timer
- Startup Sequence with 4ms Soft-Start
- $3 \mu \mathrm{~A}$ (typ) Shutdown Supply Current
- Thermal Shutdown with 15ms Timer
- $I^{2} \mathrm{C}$ Interface Control
- Greater than 90\% Efficiency

Small, 4mm x 4mm, 28-Pin Thin QFN

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX17065ETI + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Thin QFN |

+Denotes a lead-free/RoHS-compliant package.

Pin Configuration appears at end of data sheet.
True Shutdown is a trademark of Maxim Integrated Products, Inc.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

## ABSOLUTE MAXIMUM RATINGS

| IN, SDA, SCL, VMS, VDDIO to AGND | -0.3V to +6V |
| :---: | :---: |
| SHDN, CLK to AGND ................ | -0.3V to (VDDIO + 0.3V) |
| COMP, COMN to AGND................ | .0.3V to (VVMS + 0.3V) |
| VD to AGND | -0.3V to (VIN + 0.3V) |
| LXP to PGND | -0.3V to (VVM + 0.3V) |
| VM to PGND | -0.3 V to +6V |
| VP to PGND | ( $\mathrm{V} V \mathrm{M}-6 \mathrm{~V}$ ) to ( $\mathrm{V} V \mathrm{M}+6 \mathrm{~V}$ ) |
| VA to PGND. | .-0.3V to (VVm + 0.3V) |
| PGND to AGND | . -0.3 V to +0.3 V |
| VN to PGND. | .9V to +0.3V |
| VNS to VN. | -0.3V to +0.3V |
| LXN to VN | -0.3V to (VIN + 0.3V) |
| REGN to VN | -0.3V to +6V |
| BSTN to VN | $(\mathrm{VREGN}-0.3 \mathrm{~V})$ to +18 V |


| BSTN to LXN | -0.3 V to +6 V |
| :---: | :---: |
| VH to PGND...................................................-0.3V to +14V |  |
| CH- to PGND ........................................-0.3V to (VVM + 0.3V) |  |
| CH+ to PGND .........................................-0.3V to (VvH + 6V) |  |
| VL to PGND ......................................................-6V to +0.3V |  |
| CL+ to PGND ........................................-0.3V to (VVM +0.3 V ) |  |
| CL- to PGND .........................................(VVL - 0.3V) to +0.3V |  |
| VD to AGND Short Circuit .............................................Continuous |  |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) <br> 28-Pin TQFN (derate $20.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )....... 1667 mW |  |
| Operating Temperature Range ........................-40 ${ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Junction Temperature ............................................... $+150^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range .......................... $65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |  |
| ad Temper | $+300^{\circ}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, VP, VN, VL, VH enabled, default output values set according to Tables 7, 8, 9, skip mode enabled, V VM $=5.5 \mathrm{~V}$, $\mathrm{V}_{V N}, \mathrm{~V}_{V} H, \mathrm{~V}_{\mathrm{VL}}$ set 50 mV beyond their regulation points (not switching), $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IN Input Voltage Range |  | 2.3 |  | 4.5 | V |
| IN Shutdown Supply Current <br> + LXP Leakage Current | $\begin{aligned} & \overline{\mathrm{SHDN}}=\mathrm{low}, \mathrm{~V} I \mathrm{~N}=4.5 \mathrm{~V}, \mathrm{VD} \text { off, } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 3 | 7 | $\mu \mathrm{A}$ |
| IN Standby Supply Current | VP, VN, VL, VH disabled, VD enabled, V IN $=2.3 \mathrm{~V}$ to 4.5 V |  | 300 | 600 | $\mu \mathrm{A}$ |
| IN Undervoltage-Lockout (UVLO) Threshold | VIN rising, typical hysteresis is 50 mV | 2.00 | 2.10 | 2.20 | V |
| VD REGULATOR |  |  |  |  |  |
| VD Output Voltage | V IN $=2.3 \mathrm{~V}$ to 4.5V, $0<\mathrm{ILOAD}<60 \mathrm{~mA}$ | 1.8 | 1.9 | 1.95 | V |
| VD Undervoltage-Lockout Threshold | $V_{V D}$ rising, typical hysteresis is 60 mV | 1.3 | 1.4 | 1.5 | V |
| VD Short-Circuit Current |  | 70 |  | 160 | mA |
| STEP-UP REGULATOR |  |  |  |  |  |
| VM Regulation Voltage | $\mathrm{V}_{\text {IN }}=2.3 \mathrm{~V}$ to 4.5 V | 5.25 | 5.35 | 5.45 | V |
| VM Load Regulation | $0<1$ LOAD < 120 mA |  | 0.1 |  | \% |
| VM Transconductance | $\Delta \mathrm{l}= \pm 2.5 \mu \mathrm{~A}$ at COMP, VVM $=5.35 \mathrm{~V}$ | 20 | 35 | 70 | $\mu \mathrm{S}$ |
| LXP Current-Sense Transresistance |  | 0.5 | 0.75 | 1.0 | V/A |
| VP-to-PGND Discharge Resistance | VP discharge mode |  | 100 | 200 | $\Omega$ |
| LXP-to-PGND On-Resistance | $\mathrm{V}_{\mathrm{VM}}=5.35 \mathrm{~V}$ |  | 0.25 | 0.5 | $\Omega$ |
| LXP-to-VM On-Resistance | $\mathrm{V}_{\mathrm{VM}}=5.35 \mathrm{~V}$ |  | 0.5 | 1 | $\Omega$ |
| LXP Current Limit | VSW register bit $5=1$ (high value), duty $=38 \%$ | 0.6 | 0.7 | 0.8 | A |
|  | VSW register bit $5=0$ (low value), duty $=38 \%$ | 0.36 | 0.45 | 0.54 |  |
| LXP-to-VM Zero-Crossing Threshold | Skip mode only |  | 25 |  | mA |
| LXP-to-IN Damping Switch Resistance | Skip mode, $\mathrm{V} \mathrm{Vm}=5.5 \mathrm{~V}$ |  | 100 |  | $\Omega$ |

# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VP, VN, VL, VH enabled, default output values set according to Tables 7, 8, 9, skip mode enabled, $\mathrm{V}_{\mathrm{V} M}=5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{VN}}, \mathrm{VVH}_{\mathrm{V}}, \mathrm{VVL}$ set 50 mV beyond their regulation points (not switching), $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LXP Negative Current Limit | Forced PWM only; it is a peak value; average value is (LXP negative current limit - IRIPPLE/2) |  |  | -0.3 |  | A |
| VM-to-VP On-Resistance | $\mathrm{V}_{\mathrm{VM}}=5.35 \mathrm{~V}$ |  |  | 0.4 | 0.8 | $\Omega$ |
| VM-to-VA On-Resistance | $V_{V M}=5.35 \mathrm{~V}$ |  |  | 3 | 6 | $\Omega$ |
| VP Leakage Current | $V_{V P}=+8 \mathrm{~V}, \mathrm{VM}$ in regulation test mode, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Note 1) |  |  |  | 10 | $\mu \mathrm{A}$ |
| VM Soft-Start Time |  |  | 3 | 4 | 5 | ms |
| VP Soft-Start Time |  |  | 3 | 4 | 5 | ms |
| VA-to-PGND Discharge Resistance |  |  |  | 100 | 200 | $\Omega$ |
| VM-to-VA Impedance at Startup |  |  |  | 100 | 200 | $\Omega$ |
| VM-to-VA Delay to Low Impedance |  |  |  |  | 1 | ms |
| INVERTING REGULATOR |  |  |  |  |  |  |
| VN Regulation Voltage Accuracy | $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}$ to 4.5 V with respect to the VVN Table 9 voltage | $\mathrm{V}_{\mathrm{V}}=-0.5 \mathrm{~V}$ | -7 |  | +7 | \% |
|  |  | $\begin{aligned} & \mathrm{V} \mathrm{VN}=-1.0 \mathrm{~V},-1.5 \mathrm{~V} \\ & \text { or }-2.0 \mathrm{~V} \end{aligned}$ | -4 |  | +4 |  |
|  |  | $\mathrm{V}_{\mathrm{VN}} \leq-2.5 \mathrm{~V}$ | -2 |  | +2 |  |
| VN Load Regulation | $0<1$ LOAD < 120 mA |  | 0.1 |  |  | \% |
| VN Transconductance | $\Delta \mathrm{I}= \pm 2.5 \mu \mathrm{~A}$ at COMN, $\mathrm{VVN}=-4.5 \mathrm{~V}$ |  | 20 | 35 | 70 | $\mu \mathrm{S}$ |
| LXN Current-Sense Transresistance |  |  | 0.3 | 0.6 | 0.9 | V/A |
| VN-to-PGND Discharge Resistance |  |  |  | 120 | 250 | $\Omega$ |
| LXN-to-IN On-Resistance | $V_{V M}=5.35 \mathrm{~V}, \mathrm{~V}_{\text {BSTN }}-\mathrm{V}_{\text {LXN }}=4.5 \mathrm{~V}$ |  |  | 0.5 | 1 | $\Omega$ |
| LXN-to-VN On-Resistance | $V_{V M}=5.35 \mathrm{~V}$ |  |  | 0.5 | 1 | $\Omega$ |
| LXN Current Limit | VSW register bit $4=1$ (high value), duty $=80 \%$ |  | 0.6 | 0.7 | 0.8 | A |
|  | VSW register bit $4=0$ (low value), duty $=80 \%$ |  | 0.36 | 0.45 | 0.54 |  |
| LXN-to-VN Zero Crossing | Skip mode only |  |  | 20 |  | mA |
| LXN Negative Current Limit | Forced PWM only; it is a peak value; average value is (LXN negative current limit - IRIPPLE/2) |  |  | -0.3 |  | A |
| VN + VNS Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{VN}}=\mathrm{V}_{\mathrm{VNS}}=-8 \mathrm{~V}, \text { test mode }, \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}(\text { Note 1) } \end{aligned}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| LXN-to-PGND Damping Switch Resistance |  |  |  | 100 |  | $\Omega$ |
| VN Soft-Start Time |  |  | 3 | 4 | 5 | ms |
| OSCILLATOR |  |  |  |  |  |  |
| LXN, LXP Switching Frequency | $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ | FSET = 1 | 1080 | 1200 | 1320 | kHz |
|  |  | FSET $=0$ | 540 | 600 | 660 |  |
| LXN, LXP Maximum Duty Cycle |  |  | 80 | 85 | 90 | \% |
| CLx, CHx Switching Frequency | $\mathrm{V}_{\mathrm{VH}}=+6 \mathrm{~V}, \mathrm{~V}_{\mathrm{VL}}=-4 \mathrm{~V}, \mathrm{FSET}=0$ |  | 270 | 300 | 330 | kHz |
|  | $\mathrm{V}_{\mathrm{VH}}=+6 \mathrm{~V}, \mathrm{~V} \mathrm{VL}=-4 \mathrm{~V}, \mathrm{FSET}=1$ |  | 540 | 600 | 660 |  |

# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VP, VN, VL, VH enabled, default output values set according to Tables 7, 8, 9, skip mode enabled, $\mathrm{V}_{\mathrm{V} M}=5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{VN}}, \mathrm{VVH}_{\mathrm{V}}, \mathrm{VVL}_{\mathrm{VL}}$ set 50 mV beyond their regulation points (not switching), $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.)


# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VP, VN, VL, VH enabled, default output values set according to Tables 7, 8, 9, skip mode enabled, $\mathrm{V}_{\mathrm{V} M}=5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{VN}}, \mathrm{VVH}_{\mathrm{V}}, \mathrm{VVL}_{\mathrm{VL}}$ set 50 mV beyond their regulation points (not switching), $\mathrm{VIN}=3.3 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+85^{\circ} \mathbf{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS (SDA, SCL) |  |  |  |  |  |
| ${ }^{2} \mathrm{C}$ Frequency Range |  | 10 |  | 100 | kHz |
| SDA, SCL Input Logic-High Voltage |  | $\begin{aligned} & 0.7 \times \\ & V_{V D} \end{aligned}$ |  |  | V |
| SDA, SCL Input Logic-Low Voltage |  |  |  | $\begin{aligned} & 0.3 x \\ & V_{V D} \end{aligned}$ | V |
| SDA, SCL Pullup Resistance to VD |  | 5 | 10 | 20 | $\mathrm{k} \Omega$ |
| SDA Pulldown Current | $V_{S D A}=0.4 \mathrm{~V}$ | 10 |  |  | mA |
| VDDIO Operating Voltage Range | $\mathrm{V}_{\text {SDA }}=0.4 \mathrm{~V}$ | 1.6 |  | 5.5 | V |
| VDDIO UVLO Threshold Voltage |  | 1.2 | 1.4 | 1.6 | V |
| VDDIO Bias Current | VCLK $=0$ or VDDIO, $\overline{\text { SHDN }}=$ open |  |  | 2 | $\mu \mathrm{A}$ |
| $\overline{\text { SHDN, }}$, CLK Input Logic-High Voltage |  | $0.7 \times$ <br> VVDDIO |  |  | V |
| SHDN, CLK Logic Input Logic-Low Voltage |  |  |  | $\begin{gathered} 0.3 \times \\ \text { VVDDIO } \end{gathered}$ | V |
| $\overline{\text { SHDN }}$ Pulldown Resistance |  | 50 | 100 | 200 | k $\Omega$ |

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, VP, VN, VL, VH enabled, default output values set according to Tables 7, 8, 9, skip mode enabled, $\mathrm{VVM}=5.5 \mathrm{~V}, \mathrm{VVN}$, $\mathrm{V}_{\mathrm{VH}}, \mathrm{V}_{\text {VL }}$ set 50 mV beyond their regulation points (not switching), $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=-\mathbf{4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| IN Input Voltage Range |  | 2.3 | 4.5 | V |
| IN Standby Supply Current | VP, VN, VL, VH disabled, VD enabled, $\mathrm{V}_{\text {IN }}=2.3 \mathrm{~V}$ to 4.5 V |  | 600 | $\mu \mathrm{A}$ |
| IN Undervoltage-Lockout Threshold | $\mathrm{V}_{\text {IN }}$ rising, typical hysteresis is 50 mV | 2.05 | 2.20 | V |
| VD REGULATOR |  |  |  |  |
| VD Output Voltage | $\mathrm{V}_{\text {IN }}=2.3 \mathrm{~V}$ to $4.5 \mathrm{~V}, 0<\mathrm{I}$ LOAD $<60 \mathrm{~mA}$ | 1.8 | 1.95 | V |
| VD Undervoltage-Lockout Threshold | VVD rising, typical hysteresis is 60 mV | 1.25 | 1.6 | V |
| VD Short-Circuit Current |  | 55 | 180 | mA |

## Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VP, VN, VL, VH enabled, default output values set according to Tables 7, 8, 9, skip mode enabled, $\mathrm{V}_{\mathrm{VM}}=5.5 \mathrm{~V}$, V VN, $\mathrm{V}_{\mathrm{VH}}, \mathrm{V}_{V L}$ set 50 mV beyond their regulation points (not switching), $\mathrm{VIN}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)


## Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VP, VN, VL, VH enabled, default output values set according to Tables 7, 8, 9, skip mode enabled, VVM $=5.5 \mathrm{~V}, \mathrm{~V}$ VN, $\mathrm{V}_{\mathrm{VH}}, \mathrm{V}_{V L}$ set 50 mV beyond their regulation points (not switching), $\mathrm{VIN}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=-\mathbf{4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)


## Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VP, VN, VL, VH enabled, default output values set according to Tables 7, 8, 9, skip mode enabled, $\mathrm{V}_{\mathrm{VM}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{VN}} \mathrm{N}$, $\mathrm{V}_{\mathrm{VH}}, \mathrm{V}_{\mathrm{VL}}$ set 50 mV beyond their regulation points (not switching), $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=-\mathbf{4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS (SDA, SCL) |  |  |  |  |
| ${ }^{2} \mathrm{C}$ Frequency Range |  | 10 | 100 | kHz |
| SDA, SCL Input Logic-High Voltage |  | $\begin{aligned} & 0.7 \times \\ & V_{V D} \end{aligned}$ |  | V |
| SDA, SCL Input Logic-Low Voltage |  |  | $\begin{aligned} & 0.3 x \\ & V_{V D} \end{aligned}$ | V |
| SDA, SCL Pullup Resistance to VD |  | 5 | 20 | $\mathrm{k} \boldsymbol{\Omega}$ |
| SDA Pulldown Current | $\mathrm{V}_{\text {SDA }}=0.4 \mathrm{~V}$ | 10 |  | mA |
| VDDIO Voltage Range |  | 1.6 | 5.5 | V |
| VDDIO UVLO Threshold Voltage | VDDIO falling, typical hysteresis is 50 mV | 1.2 | 1.6 | V |
| VDDIO Bias Current | VCLK $=0$ or VVDDIO, $\overline{\text { SHDN }}$ unconnected |  | 2 | $\mu \mathrm{A}$ |
| $\overline{\text { SHDN, }}$, CLK Input Logic-High Voltage |  | $\begin{gathered} 0.7 \times \\ \text { VVDDIO } \end{gathered}$ |  | V |
| $\overline{\text { SHDN, CLK }}$ Input Logic-Low Voltage |  |  | $\begin{gathered} 0.3 \times \\ \text { VVDDIO } \end{gathered}$ | V |
| $\overline{\text { SHDN }}$ Pulldown Resistance |  | 50 | 200 | k ת |

Note 1: The 10 1 A leakage current at VN, VP, VH, VL is guaranteed only when the switching regulators are disabled. See Table 12.
Note 2: The $T_{A}=-40^{\circ} \mathrm{C}$ specifications are guaranteed by design, not production tested.
Note 3: VL output current cannot exceed 1 mA when VL is set at -5 V .

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

Typical Operating Characteristics (continued)
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


VD OUTPUT LOAD REGULATION


VP OUTPUT LINE REGULATION


VP OUTPUT LOAD REGULATION


VH OUTPUT LOAD REGULATION
$\left(\mathrm{V}_{\mathrm{VH}}=6.5 \mathrm{~V}, \mathrm{C}_{\mathrm{CH}}=2.2 \mathrm{nF}, \mathrm{RCH}_{\mathrm{CH}}=47 \Omega\right)$


VN OUTPUT LINE REGULATION


VA OUTPUT LOAD REGULATION
( $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ )


VL OUTPUT LOAD REGULATION
( $\mathrm{VvL}=4.0 \mathrm{~V}, \mathrm{Ccl}=10 \mathrm{nF}, \mathrm{RcL}=47 \Omega$ )



## Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED

## Typical Operating Characteristics (continued)

( $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

VM, VA, VH, AND VL STARTUP
(ON1 = 1)


VH, VL, VP, AND VN STARTUP


VM, VA, VH, AND VL SHUTDOWN


LXP SWITCHING WAVEFORM
(lvm $=150 \mathrm{~mA}$ )


VH, VL, VP, AND VN SHUTDOWN


LXN SWITCHING WAVEFORM
(IVN $=120 \mathrm{~mA}$ )


# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | SDA | ${ }^{1} 2 \mathrm{C}-$ Compatible Serial Bidirectional Data Line. Internally connected to VD with a $10 \mathrm{k} \boldsymbol{\Omega}$ resistor. |
| 2 | CLK | External Wake-Up CMOS Oscillator. The fourth rising CLK pulse edge starts the IC. The CLK input frequency range is 10 kHz to 10 MHz . |
| 3 | VDDIO | Supply Voltage for CLK and SHDN Input Logic |
| 4 | VD | 1.9V Low-Dropout Linear Regulator Output. Connect a $4.7 \mu \mathrm{~F}$ capacitor to AGND. |
| 5 | AGND | Analog GND |
| 6 | $\overline{\text { SHDN }}$ | Shutdown Control Input. Connect $\overline{\text { SHDN }}$ to VDDIO to force VD to be always on. This pin is internally pulled down to AGND through a $100 \mathrm{k} \Omega$ resistor. Connect $\overline{\text { SHDN }}$ to AGND or open for shutdown. The MAX17065 can exit from the shutdown after the fourth rising CLK pulse edge. |
| 7 | COMN | Compensation Pin for the Inverting Converter Error Amplifier. Connect a series RC from COMN to AGND. Typical values are $33 \mathrm{k} \boldsymbol{\Omega}$ and 470 pF . |
| 8 | VNS | Inverting Converter Voltage Sense. Connect to the VN output capacitor. |
| 9 | REGN | Regulated Supply that Provides VVN +5 V for the Synchronous DMOS of the Inverting Converter. Bypass with a $0.1 \mu \mathrm{~F}$ capacitor to VN. |
| 10 | VN | Inverting Converter Output. Connect a $4.7 \mu \mathrm{~F}$ capacitor to PGND for 1.2 MHz operating frequency. |
| 11 | BSTN | Boost Supply that Provides $V_{\text {LXN }}+5 \mathrm{~V}$ for the DMOS of the Inverting Converter. Bypass with a $0.1 \mu \mathrm{~F}$ capacitor to LXN. |
| 12 | LXN | Inverting Converter Switching Node. Connect inductor here and minimize trace area for lowest EMI. |
| 13 | IN | Supply Pin. Bypass IN with a minimum 10 $\mu$ F ceramic capacitor directly to PGND. |
| 14 | PGND | Power GND |
| 15 | N. C. | No Connection. Not internally connected. |
| 16 | LXP | Step-Up Converter Switching Node. Connect inductor here and minimize trace area for lowest EMI. |
| 17 | VM | Step-Up Converter Output. Connect a 4.7 FF capacitor to PGND for 1.2 MHz frequency operation. |
| 18 | VMS | Step-Up Converter Voltage Sense. Connect to the VM output capacitor. VMS also provides a clean power supply for internal precision circuitry. Bypass VMS to AGND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 19 | VP | OLED Anode Voltage Supply. Powered from VM through an internal 0.4 $\Omega$ MOSFET. |
| 20 | VA | Anode Voltage Supply. Powered from VM through an internal $3 \Omega$ MOSFET. |
| 21 | COMP | Compensation Pin for the Step-Up Converter Error Amplifier. Connect a series RC from COMP to AGND. Typical values are $33 \mathrm{k} \boldsymbol{\Omega}$ and 470 pF . |
| 22 | VL | Negative Charge-Pump Output. Connect a $1 \mu \mathrm{~F}$ capacitor to PGND. |
| 23 | CL- | Negative Charge-Pump Flying Capacitor Terminal. Connect $10 \mathrm{nF}+100 \Omega$ between CL+ and CL- for typical application. See the Charge Pumps section in the Electrical Characteristics table for the capacitor selection. |
| 24 | CL+ | Negative Charge-Pump Flying Capacitor Terminal. Connect 10nF $+100 \Omega$ between CL+ and CL- for typical application. See the Charge Pumps section in the Electrical Characteristics table for the capacitor selection. |
| 25 | CH- | Positive Charge-Pump Flying Capacitor Terminal. Connect $2.2 \mathrm{nF}+100 \Omega$ between $\mathrm{CH}+$ and CH - for typical application. See the Charge Pumps section in the Electrical Characteristics table for the capacitor selection. |
| 26 | CH+ | Positive Charge-Pump Flying Capacitor Terminal. Connect $2.2 \mathrm{nF}+100 \Omega$ between $\mathrm{CH}+$ and CH - for typical application. See the Charge Pumps section in the Electrical Characteristics table for the capacitor selection. |
| 27 | VH | Positive Charge-Pump Output. Connect a $1 \mu \mathrm{~F}$ capacitor to PGND. |
| 28 | SCL | $1^{2}$ C-Compatible Clock Input and Output. Internally connected to VD with a $10 \mathrm{k} \boldsymbol{\Omega}$ resistor. |
| - | EP | Exposed Backside Pad. To ensure low thermal resistance, solder the backside pad to a copper plane that is electrically connected to VN. See the PCB Layout and Grounding section. |

## Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED



Figure 1. MAX17065 Typical Operating Circuit

Table 1. Component List

| DESIGNATION | DESCRIPTION |
| :---: | :---: |
| Cin | $10 \mu \mathrm{~F} \pm 10 \%, 6.3 \mathrm{~V} \times 5 \mathrm{R}$ ceramic capacitor (0603) <br> TDK C1608X5R0J106K <br> Murata GRM188R60J106M |
| $\mathrm{L}_{\mathrm{N}}$ | $4.7 \mu \mathrm{H}, 0.75 \mathrm{~A}, 0.15 \Omega$ inductor TDK VLF3010ST-4R7MR70 |
| Lp | $4.7 \mu \mathrm{H}, 0.75 \mathrm{~A}, 0.15 \Omega$ inductor TDK VLF3010ST-4R7MR70 $10 \mu \mathrm{H}, 0.8 \mathrm{~A}, 0.25 \Omega$ inductor TDK VLF4010ST-100MR80 |
| Cmout, Cnout, Cdout | $4.7 \mu \mathrm{~F} \pm 10 \%$, 10V X5R ceramic capacitors (0805) <br> Murata GRM219R61A475K <br> TDK C2012X5R1A475K |

Table 2. Component Suppliers

| SUPPLIER | PHONE | WEBSITE |
| :--- | :---: | :--- |
| Murata <br> Electronics <br> North <br> America, Inc. | $770-436-1300$ | www.murata-northamerica.com |
| TDK Corp. | $847-803-$ | www.component.tdk.com |

## Typical Operating Circuit

The typical operating circuit of Figure 1 provides the power-supply rails for active-matrix OLED displays. Table 1 lists recommended components and Table 2 lists contact information for component suppliers.

# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

Detailed Description
The MAX17065 provides all the power-supply rails for active-matrix OLED displays. It includes a step-up DC-DC converter, an inverting DC-DC converter, a regulated positive charge pump, a regulated negative charge
pump, and a low-dropout linear regulator (LDO). Synchronous rectifiers are integrated into the device to minimize the number of external components, and to save circuit board space. Figure 2 is the MAX17065 functional diagram.


Figure 2. MAX17065 Functional Diagram

# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

## Step-Up Converter (VM)

The step-up converter provides a fixed output voltage of +5.35 V and provides up to 150 mA of output current used to power the anode voltage supply (VP), the analog voltage supply (VA), the positive charge pump (VH), the negative charge pump (VL), and some of the IC's internal circuitry through the step-up converter's output-voltage sense pin (VMS).
The $I^{2} \mathrm{C}$ interface is used to select the switching frequency ( 600 kHz or 1.2 MHz ), the operating mode (SKIP or forced PWM), and the cycle-by-cycle current limit ( 450 mA or 700 mA ) of the step-up converter. Efficiency of $94 \%$ can be achieved. Because of the slope compensation used to stabilize the feedback loop, the inductor current limit depends on the duty cycle. The current limit is determined by the following equation:

$$
\operatorname{lLP}(L I M)=\operatorname{lLP}(L I M) \_E C+0.2 A \times(0.38-\text { Duty })
$$

where ILP(LIM)_EC is the current limit specified at $38 \%$ duty cycle (see the Electrical Characteristics). The cur-rent-limit comparator delay is 60 ns (typ) and the actual peak inductor current is increased by the delay.

Anode Voltage Supply (VP)
The anode voltage supply is created by connecting the output of the step-up converter VM directly to VP through an internal $0.4 \Omega$ (typ) MOSFET. VP can deliver up to 120 mA to the OLED's anode.

## Analog Voltage Supply (VA)

The analog voltage supply is created by connecting the output of the step-up converter VM directly to VA through an internal $3 \Omega$ (typ) MOSFET. The VA voltage is kept within 100 mV from the VM regulated output. VA can deliver up to 20 mA .


Figure 3. Positive Charge-Pump Regulator Control Block Diagram

## Inverting Converter (VN)

The inverting converter can be adjusted to provide an output voltage range of -5.0 V to -0.5 V and can deliver an output current up to 120 mA . The $I^{2} \mathrm{C}$ interface is used to set the output voltage, the switching frequency ( 600 kHz or 1.2 MHz ), the operating mode (SKIP or forced PWM), and the cycle-by-cycle current limit ( 450 mA or 700 mA ). An efficiency of $84 \%$ can be achieved. Because of the slope compensation used to stabilize the feedback loop, the inductor current limit depends on the duty cycle. The current limit is determined by the following equation:

$$
\operatorname{ILN}(\text { LIM })=\operatorname{ILN}(\text { LIM }) \_E C+0.25 \mathrm{~A} \times(0.8-\text { Duty })
$$

where ILN(LIM)_EC is the current limit specified at $80 \%$ duty cycle (see the Electrical Characteristics). The current-limit comparator delay is 60 ns (typ) and the actual peak inductor current is increased by the delay.

Positive Charge-Pump Regulator (VH) The positive charge-pump regulator is programmable through the $1^{2} \mathrm{C}$ interface to provide an output voltage range of +5.0 V to +9.0 V and can provide an output current up to 2 mA . The positive charge-pump regulator has an on-demand switching architecture to save power loss at light-load current. Figure 3 is the positive charge-pump regulator control block diagram.

Negative Charge-Pump Regulator (VL) The negative charge-pump regulator is programmable through the $I^{2} \mathrm{C}$ interface to provide an output voltage range of -5.0 V to -0.5 V and can provide an output current up to 2 mA . Like the positive charge-pump regulator, the negative charge-pump regulator has an on-demand switching architecture to save power loss at light-load current as well. Figure 4 shows the negative charge-pump regulator control block diagram.


Figure 4. Negative Charge-Pump Regulator Block Diagram

# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

## Low-Dropout Linear Regulator (VD)

The LDO provides a fixed output voltage of 1.9 V and can deliver up to 60 mA . The LDO is active whenever the input voltage is higher than the input UVLO threshold if $\overline{\text { SHDN }}$ is connected to VDDIO. If SHDN is connected to AGND or left unconnected, the LDO is started only when activity on the CLK pin is detected.

## True Shutdown

The MAX17065 completely disconnects the VA, VP, and VN loads from the input when the outputs are turned off. For most step-up converters, the external rectifying diode and inductor form a DC current path from the battery to the output. This can drain the battery even in shutdown if a load remains connected at the step-up converter output. The MAX17065 internal switches shut off, disconnecting the load from the battery. This load disconnect is referred to as True Shutdown.

## Output Undervoltage Fault Protection

The MAX17065 provides output undervoltage fault protection (UVP) for all outputs. When a UVP fault is detected for one of the outputs VA, VN, VH, and VL for 120 ms (typ), all outputs except VD latch off. The fault status is set in the status register, which can be read through the $I^{2} \mathrm{C}$ interface. When a VM UVP fault is detected, the VM-VP switch latches off after a $30 \mu \mathrm{~s}$ delay. If the VM UVP condition continues for a period longer than 120ms (typ), all remaining outputs except VD are latched off. For all UVP faults except a VD UVP fault, the fault latch can be cleared by writing zero for ON1 and ON2 to the control register. Since the ${ }^{2} \mathrm{C}$ bus is pulled up to VD through a $10 \mathrm{k} \Omega$ resistor, a VD UVP fault cannot be cleared by writing to the control register and can only be cleared by cycling the input power (below the VIN - UVLO falling threshold) or by removing the CLK signal with $\overline{\mathrm{SHDN}}=$ low.

Thermal-Overload Protection
The thermal-overload protection prevents excessive power dissipation from overheating the device. When the junction temperature exceeds $\mathrm{T}_{J}=+160^{\circ} \mathrm{C}$, a thermal sensor activates the fault-protection latch after

15 ms (typ), which shuts down all outputs including VD, allowing the device to cool down. For continuous operation, do not exceed the absolute maximum junction temperature rating of $\mathrm{T}_{J}=+150^{\circ} \mathrm{C}$.
Since VD is latched off during a thermal-overload protection fault, the fault cannot be cleared through the $I^{2} \mathrm{C}$ bus since the ${ }^{2} \mathrm{C}$ bus is pulled up to VD through a $10 \mathrm{k} \Omega$ resistor. The fault is cleared by either cycling the input power (below the VIN - UVLO falling threshold) or by removing the CLK signal with $\overline{\text { SHDN }}=$ low. See Table 3.

## Table 3. Status of Each Output Due to a Fault Condition

| FAULT |  |  | REACTION AFTER <br> THE FAULT |  |
| :---: | :---: | :---: | :---: | :---: |
| OVER- <br> TEMPERATURE | VD | ANY OTHER <br> OUTPUTS | VD | OTHER <br> OUTPUTS |
| Fault | x | x | Off | Off |
| Good | Fault | x | Off | Off |
| Good | Goo | Fault | On | Off |

I2C Interface (SDA, SCL) The MAX17065 supports an I I2C-compatible, 2 -wire digital interface. SDA is the bidirectional data line and SCL is the clock line of the 2 -wire interface corresponding, respectively, to SDA and SDL lines of the ${ }^{2} \mathrm{C}$ bus. The MAX17065 uses the write-byte and read-byte protocols (Figures 5 and 6). The ${ }^{2} \mathrm{C}$ protocols are documented in the $1^{2} \mathrm{C}$-bus specification and user manual and are available at http://www.nxp.com/. The MA17065 is a slave-only device and responds to the 7-bit address 0b0100111. The read and write commands can be distinguished by adding 1 more bit ( $\mathrm{R} \overline{\mathrm{W}}$ bit) to the end of the 7 -bit slave address, with one indicating read, and zero indicating write. The MAX17065 has six registers: a device control register ( $0 \times 00$ ), a VQP register ( $0 \times 01$ ), a VSW register ( $0 \times 02$ ), a status register ( $0 \times 03$ ), an MFG register (0x04), and an IREG register (0x05).

| WRITE BYTE FORMAT |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST | ADDRESS |  | WR | ACK | COMMAND |  | ACK | DATA |  | ACK |  | STOP |
|  | 7 bits |  |  |  | 8 bits |  |  | 8 bits |  |  |  |  |
| READ BYTE FORMAT |  |  |  |  |  |  |  |  |  |  |  |  |
| ST | ADDRESS | WR | ACK | COMMAND | ACK | K RST | ADDRESS | RD | ACK | DATA | III | STOP |
|  | 7 bits |  |  | 8 bits |  |  | 7 bits | 1 |  | 8 bits |  |  |

Figure 5. $1^{2} \mathrm{C}$ Protocols

## Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED

Communication starts with the master signaling the beginning of a transmission with a START condition, which is a high-to-low transition on SDA while SCL is high. When the master has finished communicating with the slave, the master issues a STOP condition, which is a low-to-high transition on SDA while SCL is high. The bus is then free for another transmission. Figures 6 and 7 show the timing diagrams for signals on the 2-wire interface. The address byte, command byte, and data byte are transmitted between the START and STOP conditions. The SDA state is allowed to change only while SCL is low, except for the START and STOP conditions. Data is transmitted in 8 -bit words and is sampled on the rising edge of SCL. Nine clock cycles are
required to transfer each byte in or out of the MAX17065 since either the master or the slave acknowledges the receipt of the correct byte during the ninth clock. If the MAX17065 receives its correct slave address followed by R/W $=0$, it expects to receive 1 or 2 bytes of information (depending on the protocol). If the device detects a START or STOP condition prior to clocking in the bytes of data, it considers this an error condition and disregards all the data. If the transmission is completed correctly, the registers are updated immediately after a STOP (or RESTART) condition. If the MAX17065 receives its correct slave address followed by $\mathrm{R} / \mathrm{W}=1$, it expects to clock out the register data selected by the previous command byte.


Figure 6. ${ }^{12} \mathrm{C}$ Write Timing


Figure 7. ${ }^{12} \mathrm{C}$ Read Timing from the RESTART Condition

# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

## I2C Register Definitions

All MAX17065 registers are byte wide and accessible through the read/write byte protocols mentioned in the previous section. Their bit assignments are provided in the following sections with reserved bits containing a default value of zero. Table 4 summarizes the register assignments. During shutdown, the serial interface remains fully functional.

Control Register (0x00)
The control register enables and disables the VA, VH, VL, VP, and VN outputs. Also, the operating frequency and the mode of operation for the step-up and inverting converters are controlled by this register.

## Output Enable and Fault Latch Reset

Setting ON1 to 1 enables VM to start up and the VA, VH , and VL outputs begin their soft-start procedures. Setting ON1 to 0 triggers a VA, VH, and VL shutdown sequence. Toggling ON1 to 0 has no effect if ON1 was previously set to 1 for less than 6 ms or if ON2 is currently set to 1 .
Setting ON2 to 1 enables the VP and VN soft-start procedure. Setting ON2 to 0 triggers the VP and VN shutdown
sequence. Toggling ON2 to 0 has no effect if ON2 was previously set to 1 for less than 6 ms . See Table 5.
Setting both ON1 and ON2 to 0 clears the fault latches (see the Status Register (0x03) section).

Step-Up and Inverting Converter Operating Mode Set SKIP/PWM to 0 for forced PWM or to 1 for skipmode operation of the step-up and inverting converters (VM and VN regulated outputs). If no value is written to SKIP/PWM, forced-PWM mode is selected by default (Table 6).

## Step-Up and Inverting Converter Operating Frequency Selection

Setting the FSET bit chooses the switching frequency for the step-up and inverting converters (VM and VN regulated outputs). Set FSET to 0 for 600 kHz operation or to 1 for 1.2 MHz operation. If no value is written to FSET, the 600 kHz frequency is selected by default. See Table 7.

VQP Register (0x01)
The VQP register is used to set both VL and VH output regulation voltages.

## Table 4. Commands Description

| COMMAND BYTE | REGISTERNAME | DATA-REGISTER BIT ASSIGNMENT |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BIT 7 (MSB) | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | $\begin{aligned} & \text { BIT } 0 \\ & \text { (LSB) } \end{aligned}$ |
| 0x00 | Control register | Reserve | FSET | $\frac{\text { SKIP }}{\text { PWM }}$ | Reserve | Reserve | Reserve | ON2 | ON1 |
| $0 \times 01$ | VQP register | VL3 | VL2 | VL1 | VLO | Reserve | VH2 | VH1 | VH0 |
| $0 \times 02$ | VSW register | TEST1 | TESTO | IMAXP | IMAXN | VN3 | VN2 | VN1 | VN0 |
| $0 \times 03$ | Status register | VA fault | Reserve | Reserve | Reserve | VL fault | VH fault | VN fault | VM fault |
| 0xFE | MFG register | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 0xFF | IDREG | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |

Table 5. ON2 and ON1

| ON2 | ON1 | VA OUTPUT | VH, VL OUTPUTS | VP, VN OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | OFF | OFF | OFF | Clears fault latch. |
| 0 | 1 | ON | ON | OFF | - |
| 1 | 0 | ON | ON | ON | VPNN are turned on after when VHNL soft-start is completed. |
| 1 | 1 | ON | ON | ON | VPNN are turned on after when VHNL soft-start is completed. |

## Table 6. SKIP/PWM

| SKIP/PWM | OPERATING MODE | NOTES |
| :---: | :---: | :---: |
| 0 | Forced PWM | Default condition |
| 1 | SKIP | - |

Table 7. FSET

| FSET | OPERATING <br> FREQUENCY (MHz) | NOTES |
| :---: | :---: | :---: |
| 0 | 0.6 | Default condition |
| 1 | 1.2 | - |

## Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED

Positive Charge-Pump Regulation Voltage (VH)
Set the VH bits to program the VH regulation voltage according to Table 8.

Table 8. VH[2:0]

| VH[2:0] | VH REGULATION <br> VOLTAGE (V) | NOTES |
| :---: | :---: | :---: |
| 0b000 | 5.5 | Default condition |
| 0b001 | 6.0 | - |
| 0b010 | 6.5 | - |
| 0b011 | 7.0 | - |
| 0b100 | 7.5 | - |
| 0b101 | 8.0 | - |
| 0b110 | 8.5 | - |
| 0b111 | 9.0 | - |

Negative Charge-Pump Regulation Voltage (VL) Set the VL bits to program the VL regulation voltage according to Table 9.
Table 9. VL[3:4]

| VL[3:4] | VN REGULATION <br> VOLTAGE (V) | NOTES |
| :---: | :---: | :---: |
| 0b0000 | -0.5 | Default condition |
| Ob0001 | -1.0 | - |
| 0b0010 | -1.5 | - |
| 0b0011 | -2.0 | - |
| 0b0100 | -2.5 | - |
| Ob0101 | -3.0 | - |
| 0b0110 | -3.5 | - |
| 0b0111 | -4.0 | - |
| 0b1000 | -4.5 | - |
| 0b1001 | -5.0 |  |

VSW Register (0x02)
The VSW register sets the VN regulation voltage and sets the maximum current limit for LXP and LXN. Also, this register can be programmed to disable the VH, VL, $V P$, and $V N$ outputs such that they can be driven by external voltage sources.

## VN Regulation Voltage

Set the VN bits to program the output voltage of VN according to Table 10.

## LXN Peak Current Limit

The IMAXN bit is used to select the peak LXN current for the inverting converter. Setting IMAXN to 0 selects an LXN peak current limit of 450 mA (typ), while setting

Table 10. VN[3:0]

| VN[3:0] | VN REGULATION <br> VOLTAGE (V) | NOTES |
| :---: | :---: | :---: |
| 0b0000 | -0.5 | Default condition |
| 0b0001 | -1.0 | - |
| 0b0010 | -1.5 | - |
| 0b0011 | -2.0 | - |
| 0b0100 | -2.5 | - |
| 0b0101 | -3.0 | - |
| 0b0110 | -3.5 | - |
| 0b0111 | -4.0 | - |
| 0b1000 | -4.5 | - |
| 0b1001 | -5.0 | - |

IMAXN to 1 selects an LXN peak current limit of 700 mA (typ). If no value is written to IMAXN, the LXN current limit is set to 450 mA (typ) by default. See Table 11.
Table 11. IMAXN

| IMAXN | OPERATING MODE <br> $(\mathbf{m A})$ | NOTES |
| :---: | :---: | :---: |
| 0 | 450 | Default condition |
| 1 | 700 | - |

## LXP Peak Current Limit

The IMAXP bit is used to select the peak LXP current for the step-up converter. Setting IMAXP to 0 selects an LXP peak current limit of 450 mA (typ), while setting IMAXP to 1 selects an LXP peak current limit of 700 mA (typ). If no value is written to IMAXP, the LXNP current limit is set to 450mA (typ) by default. See Table 12.
Table 12. IMAXP

| IMAXP | OPERATING MODE <br> $(\mathbf{m A})$ | NOTES |
| :---: | :---: | :---: |
| 0 | 450 | Default condition |
| 1 | 700 | - |

## TEST Bits

Setting the TEST bits disables the VH, VL, VP, and VN outputs. In this mode, these outputs can be driven by external voltage sources. Maximum acceptable external voltages are +10 V for $\mathrm{VH},-5.5 \mathrm{~V}$ for $\mathrm{VL},+8 \mathrm{~V}$ for VP , and -8 V for VN .
When either of the 2 TEST bits is set to 1 , all discharge functions are disabled. VA, VH, VL, VP, and VN are still controlled by ON1 and ON2 bits only when they are listed as allowed in Table 13.

# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

Table 13. TEST1 and TESTO

| TEST1 | TEST0 | VA OUTPUT | VH OUTPUT | VL OUTPUT | VP OUTPUT | VN OUTPUT | DISCHARGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | Allowed | Allowed | Allowed | Allowed | Allowed | Yes |
| 0 | 1 | Allowed | Allowed | Allowed | Not allowed | Not allowed | No |
| 1 | 0 | Allowed | Allowed | Allowed | Allowed | Not allowed | No |
| 1 | 1 | Allowed | Not allowed | Not allowed | Not allowed | Not allowed | No |

Status Register (0x03)
This read-only register allows the fault status to be read through the $I^{2} \mathrm{C}$ interface. The bits are 0 during normal operation and also when the outputs are disabled. During a fault condition, the corresponding fault bit is forced to 1 for any undervoltage condition occurring after a 120ms (typ) delay.

MFG and IDREG Registers (0xFE 0xFF)
These read-only registers contain the manufacturing ID and the chip revision.

Startup and Shutdown Sequence
Figure 8 shows the startup and shutdown sequence.


Figure 8. Startup and Shutdown Sequence

# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

Table 14. Output States

| VIN | (SHDN) | ON2 | ON1 | STATE | VD | VM | VA | VH | VL | VP | VN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| < UVLO | x | x | x | All OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| > UVLO | High | x | x | X | ON | Status defined by ON1 and ON2 as in the last 4 lines |  |  |  |  |  |
| > UVLO | Low CLK idle | X | X | Shutdown | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| > UVLO | Low CLK active | L | L | Standby | ON | OFF | OFF | OFF | OFF | OFF | OFF |
|  |  | L | H | VM, VA, VH/VL $=0 \mathrm{~N}$ |  | < UVLO | OFF | OFF | OFF | OFF | OFF |
|  |  |  |  | , VA, VHNL = ON |  | > UVLO | ON | ON | ON | OFF | OFF |
|  |  | H | L | $V P N N=O N$ |  | ON | ON | ON | ON | ON | ON |
|  |  | H | H |  |  |  |  |  |  |  |  |

## Design Procedure

## Inductor Selections

The inductance value, peak current rating, and series resistance are factors to consider when selecting the inductors for the step-up and inverting converters. These factors influence the converters' efficiencies, maximum output-load capabilities, transient response times, and output voltage ripples. Physical size and cost are also important factors to be considered.
The maximum output currents, input voltages, output voltages, and switching frequencies determine the inductor values. Very-high-inductance values minimize the current ripple and therefore reduce the peak current, which decreases core losses in the inductor and I2R losses in the entire power path. However, large inductor values also require more energy storage and more turns of wire, which increase physical size and can increase $I^{2} R$ losses in the inductor. Low-inductance values decrease the physical size but increase the current ripple and peak current. Finding the best inductor involves choosing the best compromise between circuit efficiency, inductor size, and cost.
The equations used here include a constant LIR, which is the ratio of the inductor peak-to-peak ripple current to the average DC inductor current at the full load current. The best trade-off between inductor size and circuit efficiency for step-up regulators generally has an LIR between 0.3 and 0.5. However, depending on the AC characteristics of the inductor core material and ratio of inductor resistance to other power-path resistances, the best LIR can shift up or down. If the inductor resistance is relatively high, more ripple can be accepted to reduce the number of turns required and increase the wire diameter. If the inductor resistance is relatively low, increasing inductance to lower the peak current can decrease losses throughout the power path. If extremely thin high-resistance inductors are used, the best LIR can increase to between 0.5 and 1.0.

Once a physical inductor is chosen, higher and lower values of the inductor should be evaluated for efficiency improvements in typical operating regions.
Calculate the required inductance, the maximum DC current, the inductor ripple current, and the peak inductor current using the following equations to choose an inductor value from an appropriate inductor family. The inductor's saturation current rating and the LXP and LXN current limits should exceed the peak currents calculated above. The inductor's DC current rating should exceed the maximum expected DC current. For good efficiency, choose an inductor with less than $0.1 \Omega$ series resistance.

## Step-Up Converter Inductor (LP)

Use the following procedure below to choose the inductor for the inverting converter. An example is provided below using a typical operating condition of:

- $\operatorname{VIN}(T Y P)=3.3 \mathrm{~V}$ : The typical operating input voltage.
- $\quad \operatorname{VIN}(M I N)=2.3 \mathrm{~V}$ : The minimum operating input voltage.
- $\quad \operatorname{IVM}(\mathrm{MAX})=150 \mathrm{~mA}:$ The maximum output current for the step-up converter.
- $\eta_{(\text {TYP })}=0.9$ : The expected efficiency at the typical operating condition for the step-up converter.
- $\eta_{(\mathrm{MIN})}=0.87$ : The worst-case efficiency expected at the minimum operating input voltage and maximum output current for the step-up converter.
- fsw $=1.2 \mathrm{MHz}$ : The switching frequency for the inverting converter.

1) Calculate the required inductance:

$$
\begin{aligned}
L_{P} & =\left(\frac{V_{\text {IN(TYP) }}}{5.35 \mathrm{~V}}\right)^{2}\left(\frac{5.35 \mathrm{~V}-\mathrm{V}_{\text {IN }(T Y P)}}{I_{\mathrm{VM}(\mathrm{MAX})} \times \mathrm{f}_{\mathrm{SW}}}\right)\left(\frac{\eta_{(\mathrm{TYP})}}{\mathrm{LIR}}\right) \\
& =\left(\frac{3.3 \mathrm{~V}}{5.35 \mathrm{~V}}\right)^{2}\left(\frac{5.35 \mathrm{~V}-3.3 \mathrm{~V}}{0.150 \mathrm{~A} \times 1.2 \times 10^{6} \mathrm{~Hz}}\right)\left(\frac{0.9}{0.8}\right) \\
& =4.87 \times 10^{-6} \mathrm{H}
\end{aligned}
$$

## Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED

Choose $\mathrm{LP}=4.7 \mu \mathrm{H}$.
2) Calculate the maximum DC current in the inductor to select an inductor whose DC current rating is less than the maximum DC current calculated:

$$
\begin{aligned}
I_{\mathrm{LP}(\mathrm{DC}, \mathrm{MAX})} & =\frac{I_{\mathrm{VM}(\mathrm{MAX})} \times 5.35 \mathrm{~V}}{\mathrm{~V}_{\mathrm{IN}(\mathrm{MIN})} \times \eta_{(\mathrm{MIN})}} \\
& =\frac{0.150 \mathrm{~A} \times 5.35 \mathrm{~V}}{2.3 \mathrm{~V} \times 0.87} \\
& =401 \mathrm{~mA}
\end{aligned}
$$

3) Calculate the peak amplitude of the inductor current to choose an inductor with a saturation current rating less than the peak inductor current calculated. Also, use this result to verify that the peak inductor current amplitude is below the minimum current rating of LXN:

$$
\begin{aligned}
I_{P(P E A K)} & =I_{L P(D C, M A X)}+\frac{V_{I N(M I N)} \times\left(5.35 \mathrm{~V}-V_{I N(M I N)}\right)}{2 \times L_{P} \times 5.35 \mathrm{~V} \times f_{S W}} \\
& =401 \mathrm{~mA}+\frac{2.3 \mathrm{~V} \times(5.35 \mathrm{~V}-2.3 \mathrm{~V})}{2 \times 4.7 \times 10^{-6} \times 5.35 \mathrm{~V} \times 1.2 \times 10^{6} \mathrm{~Hz}} \\
& =517 \mathrm{~mA}
\end{aligned}
$$

Inverting Converter Inductor ( $L_{N}$ )
Use the following procedure to choose the inductor for the inverting converter. An example is provided below using a typical operating condition of:

- $\quad \mathrm{VIN}(T Y P)=3.3 \mathrm{~V}$ : The typical operating input voltage.
- $\quad \mathrm{VIN}(\mathrm{MIN})=2.3 \mathrm{~V}$ : The minimum operating input voltage.
- $\quad$ IVN $=-4.5 \mathrm{~V}$ : The output voltage of the inverting converter.
- $V_{N}(M A X)=120 \mathrm{~mA}$ : The maximum output current for the inverting converter.
- $\eta_{\text {(TYP })}=0.9$ : The expected efficiency at the typical operating condition for the inverting converter.
- $\eta_{(\mathrm{MIN})}=0.87$ : The worst-case efficiency expected at the minimum operating input voltage and maximum output current for the inverting converter.
- $\quad$ fsw $=1.2 \mathrm{MHz}$ : The switching frequency for the inverting converter.

1) Calculate the required inductance:

$$
\begin{aligned}
\mathrm{L}_{N} & =\left(\frac{\mathrm{V}_{\mathrm{IN}(\mathrm{TYP})}}{\left(\eta_{(\mathrm{TYP})} \times \mathrm{V}_{\mathrm{IN}(\mathrm{TYP})}\right)+\left|\mathrm{V}_{\mathrm{VN}}\right|}\right)^{2}\left(\frac{\left|\mathrm{~V}_{\mathrm{VN}}\right| \times \eta_{(T Y P)}}{f_{\mathrm{SW}} \times \mathrm{I}_{\mathrm{VN}(\mathrm{MAX})} \times \mathrm{LIR}}\right) \\
& =\left(\frac{3.3 \mathrm{~V}}{(0.8 \times 3.3 \mathrm{~V})+|-4.5 \mathrm{~V}|}\right)^{2}\left(\frac{|-4.5 \mathrm{~V}| \times 0.8}{1.2 \times 10^{6} \mathrm{~Hz} \times 0.120 \mathrm{~A} \times 0.8}\right) \\
& =6.67 \times 10^{-6} \mathrm{H}
\end{aligned}
$$

Choose $\mathrm{LN}=6.8 \mu \mathrm{H}$ for better efficiency or $\mathrm{LN}=4.7 \mu \mathrm{H}$ for smaller physical inductor size.
2) Calculate the maximum DC current in the inductor to select an inductor whose DC current rating is less than the maximum DC current calculated:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{LN}(\mathrm{DC}, \mathrm{MAX})} & =\mathrm{I}_{\mathrm{VN}(\mathrm{MAX})} \times\left[1+\frac{\left|\mathrm{V}_{\mathrm{VN}}\right|}{\eta_{(\mathrm{MIN})} \times \mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}}\right] \\
& =0.120 \mathrm{~A} \times\left[1+\frac{|-4.5 \mathrm{~V}|}{0.8 \times 2.3 \mathrm{~V}}\right] \\
& =0.413 \mathrm{~A}
\end{aligned}
$$

3) Calculate the peak amplitude of the inductor current to choose an inductor with a saturation current rating less than the peak inductor current calculated. Also, use this result to verify that the peak inductor current amplitude is below the minimum current rating of LXN:

$$
\begin{aligned}
I_{\text {LN(PEAK })} & =I_{\text {LN(DC,MAX }}+\left(\frac{\mathrm{V}_{\text {IN(MIN })}}{2 \times \mathrm{L}_{\mathrm{N}} \times \mathrm{f}_{\mathrm{SW}}}\right)\left(\frac{\left|\mathrm{V}_{\mathrm{VN}}\right|}{\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}+\left|\mathrm{V}_{\mathrm{VN}}\right|}\right) \\
& =0.413 \mathrm{~A}+\left(\frac{2.3 \mathrm{~V}}{2 \times 4.7 \times 10^{-6} \mathrm{H} \times 1.2 \times 10^{6} \mathrm{HZ}}\right)\left(\frac{|-4.5 \mathrm{~V}|}{2.3+|-4.5 \mathrm{~V}|}\right) \\
& =0.548 \mathrm{~A}
\end{aligned}
$$

## VM and VN Output Capacitor Selection

The total output-voltage ripple has two components: the capacitive ripple caused by the charging and discharging of the output capacitance, and the ohmic ripple due to the capacitor's equivalent series resistance (ESR):
For the step-up converter:

$$
\begin{aligned}
& V_{V M \_R I P P L E}=V_{V M \_R I P P L E}(C)+V_{V M \_R I P P L E}(E S R) \\
& V_{V M \_R I P P L E}(C) \\
& \approx\left(\frac{I_{V M}}{C_{M O U T} \times f_{S W}}\right)\left(\frac{5.35 V-V_{I N}}{5.35 V}\right)
\end{aligned}
$$

and:

$$
\left.V_{\text {VM_RIPPLE(ESRR) }} \approx 1 \text { LP(PEAK }\right) \times R_{\text {ESR__CMOUT }}
$$

where:
CMOUT $=$ The step-up converter's output capacitance.
ILN(PEAK) $=$ The step-up converter's peak inductor current from the Inductor Selections section.
For the inverting converter:

$$
\begin{aligned}
& V_{\mathrm{VN} \text { _RIPPLE }}=\mathrm{V}_{\mathrm{VN} \text { _RIPPLE }(C)}+\mathrm{V}_{\mathrm{VN} \text { _RIPPLE(ESR) }} \\
& \mathrm{V}_{\mathrm{VN} \text { _RIPPLE }(C)} \approx\left(\frac{\mathrm{I}_{\mathrm{VN}}}{\mathrm{C}_{\mathrm{NOUT}} \times \mathrm{f}_{\mathrm{SW}}}\right)\left(\frac{\left|\mathrm{V}_{\mathrm{VN}}\right|}{\mathrm{V}_{\mathrm{IN}}+\left|\mathrm{V}_{\mathrm{VN}}\right|}\right)
\end{aligned}
$$

and:

$$
V_{V N \_R I P P L E(E S R)} \approx l_{\text {LN(PEAK })} R_{E S R} \text { _CAP_CNOUT }
$$

# Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED 

where:
CNOUT = The inverting converter's output capacitance.
ILN(PEAK) $=$ The inverting converter's peak inductor current from the Inductor Selections section.
For ceramic capacitors, the output-voltage ripple is typically dominated by the capacitors. The voltage rating and temperature characteristics of the output capacitor must also be considered.

## Loop Compensation Components

The MAX17065 regulators are current-mode converters and are inherently stable with the suggested design values in the Typical Application Circuit (Figure 1). Since the right-half plane zeros of the step-up and the inverting converters are pushed to very high frequencies due to the low output currents of these converters, the compensation networks at COMP and COMN are needed mainly to improve line-and-load regulation.
If further transient-response improvements are necessary, try varying the resistors in $20 \%$ steps and the capacitors in $50 \%$ steps from the suggested values used in the Typical Application Circuit (Figure 1) while observing the effect on the transient-response waveforms. For typical application, the compensation resistors are chosen between $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$.

Input Capacitor Selection
The input capacitor reduces the current peaks drawn from the input supply and reduces noise injection into the IC. A $10 \mu \mathrm{~F}$ ceramic capacitor is used in the Typical Applications Circuit (Figure 1) because of the high source impedance seen in typical lab setups. Actual applications usually have much lower source impedance since the step-up regulator often runs directly from the output of another regulated supply. Typically, the input capacitance can be reduced below the values used in the Typical Applications Circuit (Figure 1).

## Charge-Pump Capacitor Selection

The flying capacitor CCH and series resistor $\mathrm{RCH}_{\mathrm{CH}}$ that are connected between the $\mathrm{CH}+$ and CH - pins and the flying capacitor CCL and series resistor RCL connected between the CL+ and CL- are what determines the maximum current that can be delivered by the charge pumps. Increasing CCH and CCL indefinitely in an attempt to increase the output-current capability of the charge pumps is eventually limited due to the resistance of the internal switches for the charge pumps in addition to the added series resistors $\mathrm{R}_{\mathrm{CH}}$ and RCL.

The Typical Application Circuit (Figure 1) uses $100 \Omega$ for both $\mathrm{R}_{\mathrm{CH}}$ and $\mathrm{R}_{\mathrm{CL}}$ in order to reduce the noise susceptibility that can affect the performance of the charge pumps. Reducing RCH and RCL can increase the current capability, but reduces the noise immunity of the charge pumps. The maximum output current of the charge pumps is determined by:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{VH}(\mathrm{MAX})}=\frac{\left(2 \times \mathrm{V}_{\mathrm{VM}}\right)-\mathrm{V}_{\mathrm{VH}}}{\frac{1}{f_{\mathrm{CLK}} \times \mathrm{C}_{\mathrm{CH}}}+\left(2 \times \mathrm{R}_{\mathrm{SW}(\mathrm{MAX})}\right)+\left(4 \times \mathrm{R}_{\mathrm{CH}}\right)} \\
& \mathrm{I}_{\mathrm{VL}(\mathrm{MAX})}=\frac{1}{\frac{1}{\mathrm{f}_{\mathrm{CLK}} \times \mathrm{C}_{\mathrm{CL}}}+\left(2 \times \mathrm{V}_{\mathrm{VL}} \mid\right.}+
\end{aligned}
$$

and the output-voltage ripple for the charge pumps is determined by:

$$
\begin{aligned}
V_{\mathrm{VIIPPLE}} & =\frac{\mathrm{C}_{\mathrm{CH}}}{\mathrm{C}_{\mathrm{VH}}+\mathrm{C}_{\mathrm{CH}}} \times\left(\left(2 \times \mathrm{V}_{\mathrm{VM}}\right)-\mathrm{V}_{\mathrm{VH}}\right) \\
\mathrm{VL}_{\mathrm{RIPPLE}} & =\frac{\mathrm{C}_{\mathrm{CL}}}{\mathrm{C}_{\mathrm{VL}}+\mathrm{C}_{\mathrm{CL}}} \times\left(\mathrm{V}_{\mathrm{VM}}-\left|\mathrm{V}_{\mathrm{VL}}\right|\right)
\end{aligned}
$$

where:
$V_{V M}=$ The output voltage of the step-up converter.
$V_{V H}=$ The output voltage of the positive charge pump.
VVL $=$ The output voltage of the negative charge pump.
fCLK $=$ The operating frequency of the charge pumps.
(fCLK $=1 / 2$ the operating frequency selected for the step-up and inverting converters).
RSW(MAX) = The internal charge-pump switch resistances (use $56 \Omega$ ).
For $\mathrm{V}_{\mathrm{VH}}=6.5 \mathrm{~V}$, f CLK $=1 / 2 \times 1.2 \mathrm{MHz}$, and using the RCH, CCH, and CVH from the Typical Application Circuit (Figure 1), the maximum current the positive charge pump can deliver is:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{VH}(\mathrm{MAX})} & =\frac{(2 \times 5.35 \mathrm{~V})-6.5 \mathrm{~V}}{\frac{1}{600 \mathrm{kHz} \times 2.2 \mathrm{nF}}+(2 \times 56 \Omega)+(4 \times 100 \Omega)} \\
& =3.3 \mathrm{~mA}
\end{aligned}
$$

and the positive charge-pump output voltage ripple is:

$$
\begin{aligned}
\mathrm{VH}_{\mathrm{RIPPLE}} & =\frac{2.2 \mathrm{nF}}{1 \mu \mathrm{~F}+2.2 \mathrm{nF}} \times((2 \times 5.35 \mathrm{~V})-6.5 \mathrm{~V}) \\
& =9.2 \mathrm{mV}
\end{aligned}
$$

## Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED

For $\mathrm{VVL}=-4.0 \mathrm{~V}$, fCLK $=1 / 2 \times 1.2 \mathrm{MHz}$, and using the RCL, CCL, and CVL from the Typical Application Circuit (Figure 1), The maximum current the negative charge pump can deliver is:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{VL}(\mathrm{MAX})} & =\frac{5.35 \mathrm{~V}-|-4.0 \mathrm{~V}|}{\frac{1}{600 \mathrm{kHz} \times 10 \mathrm{nF}}+(2 \times 56 \Omega)+(4 \times 100 \Omega)} \\
& =2.0 \mathrm{~mA}
\end{aligned}
$$

and the negative charge-pump output voltage ripple is:

$$
\begin{aligned}
\mathrm{VL}_{\text {RIPPLE }} & =\frac{10 \mathrm{nF}}{1 \mu \mathrm{~F}+10 \mathrm{nF}} \times(5.35 \mathrm{~V}-|-4.0 \mathrm{~V}|) \\
& =13.4 \mathrm{mV}
\end{aligned}
$$

PCB Layout and Grounding
Careful PCB layout is important for proper operation. Use the following guidelines for good PCB layout:

1) Place the $0.1 \mu \mathrm{~F}$ and the $10 \mu \mathrm{~F}$ input capacitors as close as possible to the IN pin such that the trace connecting one end of the capacitors to the IN pin and the trace connecting the other end of the capacitors to the PGND pin is as short as possible.
2) Place the step-up converter inductor such that the traces connecting the inductor to the LXP pin and the input capacitors are as short as possible.
3) Connect the output capacitors of VM, VP, VA, VH, VN, and VL as close as possible to their respective pins. Create a power ground plane (PGND) such that the other end of these capacitors and the PGND pin can connect to this plane directly.
4) Connect the output capacitor of VD and the $0.1 \mu \mathrm{~F}$ bypass capacitor for VMS as close as possible to their respective pins. Create an analog ground plane (AGND) such that the other end of these capacitors and the AGND pin can connect to this plane directly. Connect the capacitors of COMN and COMP to the AGND plane also.
5) Place the inverting converter inductor such that the trace connecting the inductor to the LXN pin and the distance the inductor current has to travel through the PGND plane to the PGND pin are as short as possible.
6) Make a single connection between the AGND and PGND planes together at a point closest to the PGND pin only. Make no other connections between these two ground planes. If vias are needed to make this connection, use multiple vias instead of a single via to help reduce the resistance and the inductance attributed by the vias and place the vias close to the PGND pin such that the AGND plane can connect to the PGND plane at a point closest to the PGND pin.
7) Create a plane for VN and connect the entire backside paddle to this plane. Try to maximize the area of this plane to help improve the IC's thermal performance.
8) Care should be taken to avoid running traces that carry any noise-sensitive signals near LXP or LXN or high-current traces.
9) Minimize the length and maximize the width of the traces between the output capacitors and the load for best transient responses.
10) Avoid using vias in the high-current paths. If vias are unavoidable, use multiple vias instead of single vias to help reduce the resistance and the inductance attributed by the vias.
11) Refer to the MAX17065 Evaluation Kit for an example of a proper board layout.

## Dual SMPS Outputs, LDO, and Dual Charge Pumps with I2C Interface for OLED



For the latest package outline information, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 28 TQFN-EP | T2844-1 | $\underline{\mathbf{2 1 - 0 1 3 9}}$ |



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.


Как с нами связаться
Телефон: 8 (812) 3095832 (многоканальный) Факс: 8 (812) 320-02-42
Электронная почта: org@eplast1.ru
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2 , корпус 4 , литера A.

