

# CY62147EV30 MoBL<sup>®</sup> 4-Mbit (256K × 16) Static RAM

### Features

- Very high speed: 45 ns
- Temperature ranges □ Industrial: -40 °C to +85 °C
- Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62147DV30
- Ultra low standby power
   Typical standby current: 1 μA
   Maximum standby current: 7 μA (Industrial)
- Ultra low active power
- Typical active current: 2 mA at f = 1 MHz
- **Easy** memory expansion with  $\overline{CE}^{[1]}$  and  $\overline{OE}$  features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 48-ball very fine ball grid array (VFBGA) (single/dual CE option) and 44-pin thin small outline package (TSOP) II packages
- Byte power-down feature

### **Functional Description**

The CY62147EV30 is a high performance CMOS static RAM (SRAM) organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life™ (MoBL<sup>®</sup>) in

portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected ( $\overline{CE}$ HIGH or both BLE and BHE are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when:


- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- <u>Both</u> <u>Byte</u> High Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (CE LOW and WE LOW)

<u>To write</u> to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified <u>on</u> the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

To read <u>from</u> the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

# Logic Block Diagram



#### Note

1. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $CE_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH.

**Cypress Semiconductor Corporation** Document Number: 38-05440 Rev. \*R 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised December 5, 2017



# Contents

Product Portfolio	3
Pin Configurations	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Load and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	. 12
Ordering Code Definitions	. 12
Package Diagrams	. 13
Acronyms	. 15
Document Conventions	. 15
Units of Measure	. 15
Document History Page	. 16
Sales, Solutions, and Legal Information	. 18
Worldwide Sales and Design Support	. 18
Products	. 18
PSoC®Solutions	. 18
Cypress Developer Community	. 18
Technical Support	. 18




# **Product Portfolio**


						Power Dissipation					
Product	Range	Vc	<sub>;C</sub> Range (	(V)	Speed (ns)	Operating I <sub>CC</sub> (mA)			1	– Standby I <sub>SB2</sub> (μΑ)	
					( - <i>j</i>	f = 1	f = 1 MHz f = f <sub>max</sub>				
		Min	Тур <sup>[2]</sup>	Мах		Тур <sup>[2]</sup>	Max	Тур <sup>[2]</sup>	Max	Тур <sup>[2]</sup>	Max
CY62147EV30LL	Industrial	2.2	3.0	3.6	45	2	2.5	15	20	1	7

# **Pin Configurations**

Figure 1. 48-ball VFBGA pinout (Single Chip Enable) <sup>[3, 4]</sup>



### Figure 2. 48-ball VFBGA pinout (Dual Chip Enable) <sup>[3, 4]</sup>



### Figure 3. 44-pin TSOP II pinout <sup>[3]</sup>

Notes

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

3. NC pins are not connected on the die.

4. Pins H1, G2, and H6 in the BGA package are address expansion pins for 8 Mb, 16 Mb, and 32 Mb, respectively.



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied –55 °C to +125 °C
Supply voltage to ground potential0.3 V to + 3.9 V (V <sub>CC(max)</sub> + 0.3 V)
DC voltage applied to outputs in High Z state $^{[5,\ 6]}$ 0.3 V to 3.9 V (V $_{CC(max)}$ + 0.3 V)

DC input voltage $[5, 6]$ 0.3 V to 3.9 V (V <sub>CC(max)</sub> + 0.3	V)
Output current into outputs (LOW) 20 n	nΑ
Static discharge voltage (MIL-STD-883, method 3015) > 2001	v
Latch-up current> 200 n	nΑ

# **Operating Range**

Device	Range	Ambient Temperature	<b>V<sub>CC</sub></b> <sup>[7]</sup>
CY62147EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V $$

# **Electrical Characteristics**

Over the Operating Range

Devenuetor	Description	Test Candit	Test Conditions			45 ns (Industrial)			
Parameter	Description	Test Conditions		Min	<b>Typ</b> <sup>[8]</sup>	Max	Unit		
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA		2.0	-	-	V		
		$I_{OH} = -1.0 \text{ mA}, V_{CC} \ge 2.$	70 V	2.4	-	-	V		
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA		-	-	0.4	V		
		I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> = 2.7	) V	-	-	0.4	V		
V <sub>IH</sub>	Input HIGH voltage	$V_{CC}$ = 2.2 V to 2.7 V		1.8	-	V <sub>CC</sub> +0.3	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V		2.2	-	V <sub>CC</sub> +0.3	V		
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7 V		-0.3	-	0.6	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V		-0.3	-	0.8	V		
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	-	+1	μA		
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ , output disabled		-1	-	+1	μA		
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	-	15	20	mA		
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	-	2	2.5			
I <sub>SB1</sub> <sup>[9]</sup>	Automatic CE power-down current – CMOS inputs	$\label{eq:central_constraints} \begin{array}{l} \overline{CE} \geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V}, V_{IN} \leq 0.2 \text{ V}, \\ f = f_{max} (address and data only), \\ f = 0 (OE, BHE, BLE and WE), \\ V_{CC} = 3.60 \text{ V} \end{array}$		-	1	7	μΑ		
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE power-down current – CMOS inputs		<u>≤</u> 0.2 V,	-	1	7	μΑ		

- Notes
  5. V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
  6. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
  7. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
  8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>. T<sub>A</sub> = 25 °C.
  9. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter <sup>[10]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	рF
C <sub>OUT</sub>	Output capacitance		10	рF

# **Thermal Resistance**

Parameter <sup>[10]</sup>	Description	Test Conditions	48-ball VFBGA Package	44-pin TSOP II Package	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	42.10	55.52	°C/W
Θ <sup>JC</sup>	Thermal resistance (junction to case)		23.45	16.03	°C/W

# AC Test Load and Waveforms

### Figure 4. AC Test Load and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V




# **Data Retention Characteristics**

### Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[11]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1.5	-	-	V
I <sub>CCDR</sub> <sup>[12]</sup>	Data retention current	$V_{CC} = 1.5 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	0.8	7	μA
t <sub>CDR</sub> <sup>[13]</sup>	Chip deselect to data retention time		0	-	_	ns
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time		45	-	-	ns

### **Data Retention Waveform**

Figure 5. Data Retention Waveform <sup>[15, 16]</sup>



- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25 \,^{\circ}C$ . 12. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating.
- 13. Tested initially and after any design or process changes that may affect these parameters.
- 13. For the diministration of the any design of process changes that may and change sharmeders.
  14. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.
  15. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.
  16. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



### Switching Characteristics

Over the Operating Range

Parameter <sup>[17, 18]</sup>	Description	45 ns (Ir	45 ns (Industrial)		
	Description	Min	Мах	Unit	
Read Cycle		·			
t <sub>RC</sub>	Read cycle time	45	-	ns	
t <sub>AA</sub>	Address to data valid	-	45	ns	
t <sub>OHA</sub>	Data hold from address change	10	-	ns	
t <sub>ACE</sub>	CE LOW to data valid	-	45	ns	
t <sub>DOE</sub>	OE LOW to data valid	-	22	ns	
t <sub>LZOE</sub>	OE LOW to low Z <sup>[19]</sup>	5	-	ns	
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[19, 20]</sup>	-	18	ns	
t <sub>LZCE</sub>	CE LOW to low Z <sup>[19]</sup>	10	_	ns	
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[19, 20]</sup>	-	18	ns	
t <sub>PU</sub>	CE LOW to power-up	0	_	ns	
t <sub>PD</sub>	CE HIGH to power-down	-	45	ns	
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	45	ns	
t <sub>LZBE</sub>	BLE/BHE LOW to low Z <sup>[19, 21]</sup>	5	_	ns	
t <sub>HZBE</sub>	BLE/BHE HIGH to high Z [19, 20]	-	18	ns	
Write Cycle [22, 23	3]			•	
t <sub>WC</sub>	Write cycle time	45	-	ns	
t <sub>SCE</sub>	CE LOW to write end	35	_	ns	
t <sub>AW</sub>	Address setup to write end	35	-	ns	
t <sub>HA</sub>	Address hold from write end	0	-	ns	
t <sub>SA</sub>	Address setup to write start	0	-	ns	
t <sub>PWE</sub>	WE pulse width	35	_	ns	
t <sub>BW</sub>	BLE/BHE LOW to write end	35	-	ns	
t <sub>SD</sub>	Data setup to write end	25	-	ns	
t <sub>HD</sub>	Data hold from write end	0	-	ns	
t <sub>HZWE</sub>	WE LOW to high Z <sup>[19, 20]</sup>	_	18	ns	
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[19]</sup>	10	-	ns	

Notes


If both byte enables are togled together, this value is 10 ns.
 The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
 The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsp and tHZWE.


<sup>17.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse


<sup>18.</sup> In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production. production. 19. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device. 20. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.



### **Switching Waveforms**







Notes


- 24. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ . 25. WE is HIGH for read cycle.

26. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $CE_2$  such that when  $CE_1$  is LOW and  $\underline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH. 27. Address valid before or similar to  $\overline{CE}$  and BHE, BLE transition LOW.





### Switching Waveforms (continued)



- 28. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH. 29. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 30. Data I/O is high impedance if  $\overline{OE} = V_{IL}$ . 31. If  $\overline{CE}$  goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state. 32. During this period, the I/Os are in output state. Do not apply input signals.





# Switching Waveforms (continued)





Figure 10. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [33, 34, 35]

Figure 11. Write Cycle No. 4 (BHE/BLE Controlled) [33, 34]



- 33. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.
   34. If CE goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.
- 35. The minimum write cycle pulse width should be equal to the sum of tSD and tHZWE.
- 36. During this period, the I/Os are in output state. Do not apply input signals.



### **Truth Table**

<b>CE</b> <sup>[37, 38]</sup>	WE	OE	BHE	BLE	I/Os	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Η	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Η	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Notes
 37. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.
 38. For the Dual Chip Enable device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.
 38. For the Dual Chip Enable device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.
 38. For the Dual Chip Enable device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH. The internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH. The internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH. The internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH. The internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH. The internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH. The internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> for the Chip Enable device).




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62147EV30LL-45BVI	51-85150	48-ball VFBGA <sup>[39]</sup>	Industrial
	CY62147EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free) <sup>[39]</sup>	
	CY62147EV30LL-45B2XI	51-85150	48-ball VFBGA (Pb-free) <sup>[40]</sup>	
	CY62147EV30LL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

### **Ordering Code Definitions**




Notes


39. This BGA package is offered with single chip enable. 40. This BGA package is offered with dual chip enable.



### **Package Diagrams**

Figure 12. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



### Package Diagrams (continued)




Figure 13. 44-pin TSOP Z44-II Package Outline, 51-85087

51-85087 \*E



# Acronyms

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μA	microampere				
μS	microsecond				
mA	milliampere				
ns	nanosecond				
Ω	ohm				
pF	picofarad				
V	volt				
W	watt				



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	201861	AJU	01/13/04	New data sheet.
*A	247009	SYT	See ECN	Changed status from Advanced Information to Preliminary Moved Product Portfolio to Page 2 Changed Vcc stabilization time in footnote #8 from 100 $\mu$ s to 200 $\mu$ s Removed Footnote #15( $t_{LZBE}$ ) from Previous Revision Changed I <sub>CCDR</sub> from 2.0 $\mu$ A to 2.5 $\mu$ A Changed typo in Data Retention Characteristics( $t_R$ ) from 100 $\mu$ s to $t_{RC}$ ns Changed t <sub>OHA</sub> from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed $t_{HZOE}$ , $t_{HZBE}$ , $t_{HZWE}$ from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin Changed $t_{SCE}$ and $t_{BW}$ from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin Changed $t_{HZCE}$ from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin Changed $t_{SD}$ from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed $t_{DOE}$ from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin
*B	414807	ZSD	See ECN	Changed status from Preliminary to Final Changed the address of Cypress Semiconductor Corporation on Page #1 fror "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin, "L" version of CY62147EV30 Changed ball E3 from DNU to NC. Removed redundant foot note on DNU. Changed I <sub>CC</sub> (Max) value from 2 mA to 2.5 mA and I <sub>CC</sub> (Typ) value from 1.5 m/ to 2 mA at f = 1 MHz Changed I <sub>CC</sub> (Typ) value from 12 mA to 15 mA at f = f <sub>max</sub> Changed I <sub>SB1</sub> and I <sub>SB2</sub> Typ values from 0.7 $\mu$ A to 1 $\mu$ A and Max values from 2.5 $\mu$ A to 7 $\mu$ A. Changed I <sub>CCDR</sub> from 2.5 $\mu$ A to 7 $\mu$ A. Added I <sub>CCDR</sub> from 2.5 $\mu$ A to 7 $\mu$ A. Added I <sub>CCDR</sub> from 2.5 $\mu$ A to 7 $\mu$ A. Added I <sub>CCDR</sub> typical value. Changed AC test load capacitance from 50 pF to 30 pF on Page #4, changed t <sub>LZOE</sub> from 3 ns to 5 ns, changed t <sub>LZCE</sub> , t <sub>LZBE</sub> and t <sub>LZWE</sub> from 6 ns to 10 ns, changed t <sub>BZC</sub> from 22 ns to 18 ns, changed t <sub>PWE</sub> from 30 ns to 35 ns and changed t <sub>BZC</sub> from 22 ns to 25 ns. Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering information table and replaced the Package Name column with Package Diagram.
*C	464503	NXR	See ECN	Included Automotive Range in product offering Updated Ordering Information.
*D	925501	VKN	See ECN	Added Preliminary Automotive-A information Added footnote #9 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #14 related AC timing parameters
*E	1045701	VKN	See ECN	Converted Automotive-A and Automotive -E specs from preliminary to final
*F	2577505	VKN / PYRS	10/03/08	Added -45B2XI part (Dual CE option)
*G	2681901	VKN / PYRS	04/01/09	Added CY62147EV30LL-45ZSXA in the ordering information table
*H	2886488	AJU	03/02/2010	Added Contents. Added Note 38. Updated Package Diagrams. Updated links in Sales, Solutions, and Legal Information.



# Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*	3109050	PRAS	12/13/2010	Changed Table Footnotes to Notes. Added Ordering Code Definitions.
*J	3123973	RAME	01/31/2011	Separated Industrial and Auto parts from this datasheet Removed Automotive info Added Acronyms and Units of Measure.
*K	3296744	RAME	08/09/2011	Updated Functional Description (Removed reference to AN1064 SRAM system guidelines). Added $I_{SB1}$ to footnote 9 and 12. Notes 17 and 18 moved to parameter section of Switching Characteristics. Added Note 21 and referred the same note in the description of $t_{LZBE}$ parameter.
*L	3456837	TAVA	12/06/2011	Updated Package Diagrams. Updated to new template.
*M	3724736	JISH	08/23/2012	Fixed typo errors and minor clean-up.
*N	4102445	VINI	08/22/2013	Updated Switching Characteristics: Updated Note 18. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*0	4576526	VINI	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end Updated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10.
*P	4918858	VINI	09/14/2015	Updated Switching Waveforms: Updated caption of Figure 11 (Removed "OE LOW"). Updated to new template. Completing Sunset Review.
*Q	5445135	VINI	09/22/2016	Updated Thermal Resistance: Updated all values of $\Theta_{JA}$ and $\Theta_{JC}$ parameters. Updated to new template. Completing Sunset Review.
*R	5984537	AESATMP9	12/05/2017	Updated logo and copyright.



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup>Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.