# <span id="page-0-0"></span><u>AMISSIS 30521, NCV70521, NCV70521, NCV70521, NCV70521, NCV70521, NCV70521, NCV70521, NCV70521, NCV70521, NCV70</u>

## **AMIS-30521/NCV70521 Micro-Stepping Motor Driver** Driver

### **Introduction**

The AMIS−30521/NCV70521 is a micro−stepping stepper motor driver for bipolar stepper motors. The chip is connected through I/O pins and a SPI interface with an external microcontroller. The AMIS−30521/NCV70521 contains a current−translation table. It takes the next micro−step depending on the clock signal on the "NXT" input pin and the status of the "DIR" (= direction) register or input pin. The chip provides a so−called "Speed and Load Angle" output. This allows the creation of stall detection algorithms and control loops based on load−angle to adjust torque and speed. It is using a proprietary PWM algorithm for reliable current control.

The AMIS-30521/NCV70521 is implemented in  $I<sup>2</sup>T100$ technology, enabling both high voltage analog circuitry and digital functionality on the same chip. The chip is fully compatible with the automotive voltage requirements.

The 521 is ideally suited for general purpose stepper motor applications in the automotive, industrial, medical and marine environment. The AMIS−30521 is intended for use in industrial applications. The NCV70521 version is qualified for use in automotive applications.

#### **Features**

- Dual H−Bridge for 2 Phase Stepper Motors
- Programmable Peak−Current Up to 1.2 A Continuous (1.5 A Short Time), Using a 5−Bit Current DAC
- On−Chip Current Translator
- SPI Interface
- Speed and Load−Angle Output
- 7 Step Modes from Full Step−up to 32 Micro−Steps
- Fully Integrated Current−Sense
- PWM Current Control with Automatic Selection of Fast and Slow Decay
- Low EMC PWM with Selectable Voltage Slopes
- Active Flyback Diodes
- Full Output Protection and Diagnosis
- Thermal Warning and Shutdown
- Digital IO's Compatible with 5 V and 3.3 V Microcontrollers
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes
- These are Pb−Free Devices\*



### **ON Semiconductor®**





#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page [26 of this data sheet.](#page-25-0)

<sup>\*</sup>For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **Table of Contents**



<span id="page-2-0"></span>

### **Table 1. PIN DESCRIPTION**



### <span id="page-3-0"></span>**Table 2. ABSOLUTE MAXIMUM RATINGS**



Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. For limited time < 0.5s

2. Circuit functionality not guaranteed.

3. Human Body Model (100 pF via 1.5 kΩ, according to JEDEC EIA−JESD22-A114-B)

4. HiV = High Voltage Pins MOTxx, V<sub>BB</sub>, GND; Human Body Model (100 pF via 1.5 kΩ, according to JEDEC EIA−JESD22–A114–B)

#### **Table 3. THERMAL RESISTANCE**



### **EQUIVALENT SCHEMATICS**

The following figure gives the equivalent schematics of the user relevant inputs and outputs. The diagrams are simplified representations of the circuits used.



TYPE 1: CLR Input



TYPE 2: CLK, DI, CS, NXT, DIR Inputs



TYPE 3: V<sub>DD</sub> and V<sub>BB</sub> Power Supply Inputs



TYPE 4: DO and ERR Open Drain Outputs



TYPE 5: SLA Analog Output

**Figure 2. In− and Output Equivalent Diagrams**

### **PACKAGE THERMAL CHARACTERISTICS**

<span id="page-4-0"></span>The AMIS−30521/NCV70521 is available in an NQFP−32 package. For cooling optimizations, the NQFP has an exposed thermal pad which has to be soldered to the PCB ground plane. The ground plane needs thermal vias to conduct the heat to the bottom layer. Figure 3 gives an example for good power distribution solutions.

For precise thermal cooling calculations the major thermal resistances of the device are given. The thermal media to which the power of the devices has to be given are:

- Static environmental air (via the case)
- PCB board copper area (via the exposed pad)

The thermal resistances are presented in Table [5](#page-5-0): DC Parameters.

The major thermal resistances of the device are the Rth from the junction to the ambient  $(R<sub>thia</sub>)$  and the overall Rth from the junction to exposed pad  $(R_{\text{thip}})$ . In Table [3](#page-3-0) one can find the values for the  $R<sub>thja</sub>$  simulated according to JESD−51.

The  $R<sub>thja</sub>$  for 2S2P is simulated conform JEDEC JESD–51 as follows:

- A 4−layer printed circuit board with inner power planes and outer (top and bottom) signal layers is used
- Board thickness is 1.46 mm (FR4 PCB material)
- The 2 signal layers: 70  $\mu$ m thick copper with an area of 5500 mm<sup>2</sup> copper and 20% conductivity
- The 2 power internal planes: 36 µm thick copper with an area of 5500 mm<sup>2</sup> copper and 90% conductivity

The  $R<sub>thja</sub>$  for 1S0P is simulated conform JEDEC JESD–51 as follows:

- A 1−layer printed circuit board with only 1 layer
- Board thickness is 1.46 mm (FR4 PCB material)
- $\bullet$  The layer has a thickness of 70  $\mu$ m copper with an area of 5500 mm<sup>2</sup> copper and 20% conductivity



**Figure 3. Example of NQFP−32 PCB Ground Plane Layout in Top View (Preferred Layout at Top and Bottom)**

### **ELECTRICAL SPECIFICATION**

#### **Recommended Operation Conditions**

Operating ranges define the limits for functional operation and parametric characteristics of the device. Note that the functionality of the chip outside these operating

ranges is not guaranteed. Operating outside the recommended operating ranges for extended periods of time may affect device reliability.

### **Table 4. OPERATING RANGES**



5. No more than 100 cumulative hours in life time above  $T_{tw}$ 

#### <span id="page-5-0"></span>**Table 5. DC PARAMETERS**

(DC Parameters are Given for V<sub>BB</sub> and Temperature in Their Operating Ranges Unless Otherwise Specified) Convention: Currents Flowing in the Circuit are Defined as Positive





6. Current with oscillator running, all analogue cells active, SPI communication and NXT pulses applied. No floating inputs. Guaranteed by design.

7. Current with all analogue cells in power down. Logic is powered but no clocks running. All outputs unloaded, no inputs floating.

8. Not valid for pins with internal Pulldown resistor

9. Characterization Data Only

### **Table [5.](#page-5-0) DC PARAMETERS**

(DC Parameters are Given for V<sub>BB</sub> and Temperature in Their Operating Ranges Unless Otherwise Specified) Convention: Currents Flowing in the Circuit are Defined as Positive



10. No more than 100 cumulative hours in life time above  $T_{tw}$ <br>11. Thermal shutdown is derived from Thermal Warning

<span id="page-7-0"></span>

**Table 6. AC PARAMETERS** (AC Parameters are Given for V<sub>BB</sub> and Temperature in Their Operating Ranges)

12.Characterization Data Only

13.Guaranteed by design.



**i** Figure 4. NXT−Input Timing Diagram

### **Table 7. SPI TIMING PARAMETERS**





**Figure 5. SPI Timing** 

<span id="page-9-0"></span>

### **TYPICAL APPLICATION SCHEMATIC**

**Figure 6. Typical Application Schematic AMIS−30521/NCV70521**





### **FUNCTIONAL DESCRIPTION**

### **H−Bridge Drivers**

A full H−bridge is integrated for each of the two stator windings. Each H−bridge consists of two low−side and two high−side N−type MOSFET switches. Writing logic '0' in bit <MOTEN> disables all drivers (High−Impedance). Writing logic '1' in this bit enables both bridges and current can flow in the motor stator windings.

In order to avoid large currents through the H−bridge switches, it is guaranteed that the top− and bottom switches of the same half−bridge are never conductive simultaneously (interlock delay).

A two−stage protection against shorts on motor lines is implemented. In a first stage, the current in the driver is limited. Secondly, when excessive voltage is sensed across the transistor, the transistor is switched−off.

In order to reduce the radiated/conducted emission, voltage slope control is implemented in the output switches. The output slope is defined by the gate−drain capacitance of output transistor and the (limited) current that drives the gate. There are two trimming bits for slope control (See Table [12](#page-22-0) SPI Control Parameter Overview EMC[1:0]).

The power transistors are equipped with so−called "active diodes": when a current is forced trough the transistor switch in the reverse direction, i.e. from source to drain, then the transistor is switched on. This ensures that most of the current flows through the channel of the transistor instead of through the inherent parasitic drain−bulk diode of the transistor.

Depending on the desired current range and the micro–step position at hand, the  $R_{DS(on)}$  of the low–side transistors will be adapted such that excellent current−sense accuracy is maintained. The  $R_{DS(on)}$  of the high-side transistors remain unchanged, see also the DC−parameter table for more details.

### **PWM Current Control**

A PWM comparator compares continuously the actual winding current with the requested current and feeds back the information to a digital regulation loop. This loop then generates a PWM signal, which turns on/off the H−bridge switches. The switching points of the PWM duty−cycle are synchronized to the on−chip PWM clock.

The frequency of the PWM controller can be doubled to reduce the over−all current−ripple with a factor of two.

To further reduce the emission, an artificial jitter can be added to the PWM frequency. (see Table [12](#page-22-0), SPI Control Register 1). The PWM frequency will not vary with changes in the supply voltage. Also variations in motor−speed or load−conditions of the motor have no effect. There are no external components required to adjust the PWM frequency.

### **Automatic Forward & Slow−Fast Decay**

The PWM generation is in steady−state using a combination of forward and slow−decay. The absence of fast−decay in this mode, guarantees the lowest possible current−ripple "by design". For transients to lower current levels, fast−decay is automatically activated to allow high−speed response. The selection of fast or slow decay is completely transparent for the user and no additional parameters are required for operation.



**Figure 7. Forward & Slow/Fast Decay PWM**

### **Automatic Duty Cycle Adaptation**

In case the supply voltage is lower than 2\*Bemf, then the duty cycle of the PWM is adapted automatically to >50% to

maintain the requested average current in the coils. This process is completely automatic and requires no additional parameters for operation.



### **Step Translator and Step Mode**

The Step Translator provides the control of the motor by means of SPI register Stepmode: SM[2:0], SPI register DIRCNTRL, and input pins DIR and NXT. It is translating consecutive steps in corresponding currents in both motor coils for a given stepmode.

One out of 7 possible stepping modes can be selected through SPI−bits SM[2:0] (Table [12](#page-22-0)).

After power−on or hard reset, the coil−current translator is set to the default 1/32 micro−stepping at position '0'. Upon changing the Step Mode, the translator jumps to position 0\* of the corresponding stepping mode. When

remaining in the same Step Mode, subsequent translator positions are all in the same column and increased or decreased with 1. Table [10](#page-12-0) lists the output current vs. the translator position.

As shown in Figure [9](#page-14-0) the output current−pairs can be projected approximately on a circle in the  $(I_x,I_y)$  plane. There are however two exceptions: uncompensated half step and full step. In these stepmodes the two currents are not regulated to a fraction of I<sub>max</sub> but are in all intermediate steps regulated at 100%. In the  $(I_x,I_y)$  plane the current–pairs are projected on a square. Table 9 list the output current vs. the translator position for these cases.





### <span id="page-12-0"></span>**Table 10. CIRCULAR TRANSLATOR TABLE**



### **Table [10.](#page-12-0) CIRCULAR TRANSLATOR TABLE**



<span id="page-14-0"></span>

**Figure 9. Translator Table: Circular and Square**

### **Direction**

The direction of rotation is selected by means of following combination of the DIR input pin and the SPI−controlled direction bit <DIRCTRL> as illustrated in Table [12.](#page-22-0)

### **NXT Input**

Changes on the NXT input will move the motor current one step up/down in the translator table (even when the motor is disabled). Depending on the NXT−polarity bit <NXTP> (see Table [12\)](#page-22-0), the next step is initiated either on the rising edge or the falling edge of the NXT input.

### **Translator Position**

The translator position can be read in SPI Status Register 3. This is a 7−bit number equivalent to the 1/32th micro−step from Table [10](#page-12-0): "Circular Translator Table" above. The translator position is updated immediately following a NXT trigger.



**Figure 10. Translator Position Timing Diagram**

### **Synchronization of Step Mode and NXT Input**

When step mode is re−programmed to another resolution, (Figure [11\)](#page-15-0), this is put in effect immediately upon the first arriving "NXT" input. If the micro−stepping resolution is increased, the coil currents will be regulated to the nearest micro−step, according to the fixed grid of the increased resolution. If however the micro−stepping resolution is decreased, then it is possible to introduce an offset (or phase shift) in the micro−step translator table.

If the step resolution is decreased at a translator table position that is shared both by the old and new resolution setting, then the offset is zero and micro−stepping proceeds according to the translator table.

If the translator position is **not** shared both by the old and new resolution setting, then the micro−stepping proceeds with an offset relative to the translator table (See Figure [11](#page-15-0)) right hand side).

<span id="page-15-0"></span>

**Figure 11. NXT−Step−Mode Synchronization**

Left: change from lower to higher resolution. The left−hand side depicts the ending half−step position during which a new step mode resolution was programmed. The right−hand side diagram shows the effect of subsequent NXT commands on the micro−step position.

Right: change from higher to lower resolution. The left−hand side depicts the ending micro−step position during which a new step mode resolution was programmed. The right−hand side diagram shows the effect of subsequent NXT commands on the half−step position.

NOTE: It is advised to reduce the micro−stepping resolution only at micro−step positions that overlap with desired micro−step positions of the new resolution.

#### **Programmable Peak−Current**

The amplitude of the current waveform in the motor coils (coil peak current =  $I_{max}$ ) is adjusted by means of an SPI<br>parameter "CUR[4:0]" (Table 13). Whenever this parameter "CUR $[4:0]$ "

parameter is changed, the coil−currents will be updated immediately at the next PWM period. Figure 12 presents the Peak−Current and Current Ranges in conjunction to the Current setting (CUR[4:0]).



**Figure 12. Programmable Peak−Current Overview**

### **Speed and Load−Angle Output**

The SLA−pin provides an output voltage that indicates the level of the Back−e.m.f. voltage of the motor. This Back−e.m.f. voltage is sampled during every so−called "coil

current zero crossings". Per coil, 2 zero−current positions exist per electrical period, yielding in total 4 zero−current observation points per electrical period.



**Figure 13. Principle of Bemf measurement**

Because of the relatively high re−circulation currents in the coil during current decay, the coil voltage  $V_{\text{COLL}}$  shows a transient behavior. As this transient is not always desired in application software, two operating modes can be selected by means of the bit <SLAT> (see "SLA−transparency" in Table [12](#page-22-0)). The SLA pin shows in "transparent mode" full visibility of the voltage transient behavior. This allows a sanity−check of the speed−setting versus motor operation and characteristics and supply voltage levels. If the bit "SLAT" is cleared, then only the voltage samples at the end of each coil current zero crossing are visible on the SLA−pin. Because the transient behavior

of the coil voltage is not visible anymore, this mode generates smoother Back e.m.f. input for post−processing, e.g. by software.

In order to bring the sampled Back e.m.f. to a descent output level (0 V to 5 V), the sampled coil voltage  $V_{\text{COII}}$  is divided by 2 or by 4. This divider is set through a SPI bit <SLAG>. (See Table [12](#page-22-0))

The following drawing illustrates the operation of the SLA-pin and the transparency-bit. "PWMsh" and "I<sub>COIL</sub> = 0" are internal signals that define together with SLAT the sampling and hold moments of the coil voltage.



**Figure 14. Timing Diagram of SLA−Pin**

#### **Warning, Error Detection and Diagnostics Feedback**

#### **Thermal Warning and Shutdown**

When Junction temperature rises above  $T_{TW}$ , the thermal warning bit <TW> is set (Table [15](#page-24-0) SPI Status Register 0). If junction temperature increases above thermal shutdown level, then the circuit goes in "Thermal Shutdown" mode (<TSD>) and all driver transistors are disabled (high impedance) (Table [15](#page-24-0) SPI Status Register 2). The conditions to reset flag <TSD> is to be at a temperature lower than  $T_{TW}$  and to clear the  $\langle TSD \rangle$  flag by reading it using any SPI read command.

#### **Overcurrent Detection**

The overcurrent detection circuit monitors the load current in each activated output stage. If the load current exceeds the overcurrent detection threshold, then the overcurrent flag is set and the drivers are switched off to reduce the power dissipation and to protect the integrated circuit. Each driver transistor has an individual detection bit in the Table [15](#page-24-0) SPI status registers 1 and SPI Status Register 2 (<OVCXij> and <OVCYij>). Error condition is latched and the microcontroller needs to clear the status bits to reactivate the drivers.

**Note**: Successive reading the SPI Status Registers 1 and 2 in case of a short circuit condition, may lead to damage to the drivers.

#### **Open Coil/Current Not Reached Detection**

Open coil detection is based on the observation of 100% duty cycle of the PWM regulator. If in a coil 100% duty cycle is detected for longer than 32 ms then the related driver transistors are disabled (high impedance) and an appropriate bit in the SPI status register is set (<OPENX> or <OPENY>). (Table [15:](#page-24-0) SPI Status Register 0)

When the resistance of a motor coil is very large and the battery voltage is low, it can happen that the motor driver is not able to deliver the requested current to the motor. Under these conditions the PWM controller duty cycle will be 100% and after 32 ms, the error pin and <OPENX>, <OPENY> will flag this situation (motor current is kept alive). This feature can be used to test if the operating conditions (supply voltage, motor coil resistance) still allow reaching the requested coil−current or else the coil−current should be reduced.

### <span id="page-18-0"></span>**Charge Pump Failure**

The charge pump is an important circuit that guarantees low  $R_{DS(on)}$  for all drivers, especially for low supply voltages. If the supply voltage is too low or external components are not properly connected to guarantee  $R_{DS(on)}$ of the drivers, then the bit <CPFAIL> is set in the SPI status register 0. Also after power−on−reset the charge pump voltage will need some time to exceed the required threshold. During that time <CPFAIL> will be set to "1".

### **Error Output**

This is an open drain digital output to flag a problem to the external microcontroller. The signal on this output is active low and the logic combination of:

 $NOT(ERR) = W $> OR < TSD$  $> OR < QVCX$ ij $> OR <$$ OVCYij> OR <OPENi> OR <CPFAIL>

### **CLR Pin (=Hard Reset)**

Logic 0 on CLR pin allows normal operation of the chip. To reset the complete digital inside the AMIS−30521/ NCV70521, the input CLR needs to be pulled to logic 1 during minimum time given by  $t_{CLR}$ . (See AC Parameters) This reset function clears all internal registers without the need of a power−cycle except in sleep mode. The operation

of all analog circuits is depending on the reset state of the digital, charge pump remains active. Logic 0 on CLR pin resumes normal operation again.

### **Sleep Mode**

The bit <SLP> in SPI control register 2 is provided to enter a so−called "sleep mode". This mode allows reduction of current−consumption when the motor is not in operation. The effect of sleep mode is as follows:

- The Drivers are Put in HiZ
- All Analog Circuits are Disabled and in Low−Power Mode
- All Internal Registers are Maintaining Their Logic Content
- NXT and DIR Inputs are Ignored
- SPI Communication Remains Possible (Slight Current Increase During SPI Communication)
- Oscillator and Digital Clocks are Silent, Except During SPI Communication

Normal operation is resumed after writing logic '0' to bit <SLP>. A startup time is needed for the charge pump to stabilize. After this time, NXT commands can be issued.

### **SPI INTERFACE**

The serial peripheral interface (SPI) allows an external microcontroller (Master) to communicate with the AMIS−30521/NCV70521. The implemented SPI block is designed to interface directly with numerous microcontrollers from several manufacturers. The AMIS−30521/NCV70521 acts always as a Slave and cannot initiate any transmission. The operation of the device is configured and controlled by means of SPI registers which are observable for read and/or write from the Master.

### **SPI Transfer Format and Pin Signals**

During a SPI transfer, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). A serial clock line (CLK) synchronizes shifting and sampling of the information on the two serial data lines (DO and DI).

DO signal is the output from the Slave (AMIS−30521/NCV70521), and DI signal is the output from the Master. A chip select line  $(\overline{CS})$  allows individual selection of a Slave SPI device in a multiple−slave system. The  $\overline{CS}$  line is active low. If the AMIS–30521/NCV70521 is not selected, DO is pulled up with the external pull up resistor. Since AMIS−30521/NCV70521 operates as a Slave in MODE 0 (CPOL = 0; CPHA = 0) it always clocks data out on the falling edge and samples data in on rising edge of clock. The Master SPI port must be configured in MODE 0 too, to match this operation. The SPI clock idles low between the transferred bytes.

The diagram below is both a Master and a Slave timing diagram since CLK, DO and DI pins are directly connected between the Master and the Slave.





NOTE: At the falling edge of the eighth clock pulse the data−out shift register is updated with the content of the addressed internal SPI register. The internal SPI registers are updated at the first rising edge of the AMIS−30521/NCV70521 system clock when  $\overline{CS}$  = High.

#### **Transfer Packet**

Serial data transfer is assumed to follow MSB first rule.

The transfer packet contains one or more bytes.





Byte 1 contains the Command and the SPI Register Address and indicates to the AMIS−30521/NCV70521 the chosen type of operation and addressed register. Byte 2 contains data, or sent from the Master in a WRITE operation, or received from the AMIS−30521/NCV70521 in a READ operation.

Two command types can be distinguished in the communication between Master and

AMIS−30521/NCV70521:

- READ **from** SPI Register with address ADDR[4:0]:  $CMD[2:0] = "000"$
- WRITE **to** SPI Register with address ADDR[4:0]: **CMD[2:0]** = "100"

#### **READ Operation**

If the Master wants to read data from Status or Control Registers, it initiates the communication by sending a READ command. This READ command contains the address of the SPI register to be read out. At the falling edge of the eighth clock pulse the data−out shift register is updated with the content of the corresponding internal SPI register. In the next 8−bit clock pulse train this data is shifted out via DO pin. At the same time the data shifted in from DI (Master) should be interpreted as the following successive command or is dummy data.



**Figure 17. Single READ Operation where DATA from SPI Register with Address 1 is Read by the Master**

<span id="page-20-0"></span>All 4 Status Registers (see SPI Registers) contain 7 data bits and an even parity check bit. The most significant bit (D7) represents a parity of D[6:0]. If the number of logical ones in D[6:0] is odd, the parity bit D7 equals "1". If the number of logical ones in D[6:0] is even then the parity bit D7 equals "0". This simple mechanism protects against noise and increases the consistency of the transmitted data. If a parity check error occurs it is recommended to initiate an additional READ command to obtain the status again.

Also the Control Registers can be read out following the same routine. Control Registers don't have a parity check.

The  $\overline{CS}$  line is active low and may remain low between successive READ commands as illustrated in Figure [19](#page-21-0). There is however one exception. In case an error condition is latched in one of Status Registers (see SPI Registers) the ERR pin is activated. (See the "Error Output" Section). This signal flags a problem to the external microcontroller. By reading the Status Registers information, the root cause of the problem can be determined. After this READ operation the Status Registers are cleared. Because the Status Registers and ERR pin (see SPI Registers) are only updated by the internal system clock when the  $\overline{CS}$  line is high, the Master should force  $\overline{CS}$  high immediately after the READ

operation. For the same reason it is recommended to keep the  $\overline{CS}$  line high always when the SPI bus is idle.

### **WRITE Operation**

If the Master wants to write data to a Control Register it initiates the communication by sending a WRITE command. This contains the address of the SPI register to write to. The command is followed with a data byte. This incoming data will be stored in the corresponding Control Register after  $\overline{CS}$  goes from low to high! AMIS−30521/NCV70521 responds on every incoming byte by shifting out via DO the data stored in the last received address.

It is important that the writing action (command − address and data) to the Control Register is exactly 16 bits long. If more or less bits are transmitted the complete transfer packet is ignored.

A WRITE command executed for a read−only register (e.g. Status Registers) will not affect the addressed register and the device operation.

Because after a power−on−reset the initial address is unknown the data shifted out via DO is not valid.



**Figure 18. Single WRITE Operation Where DATA from the Master is Written in SPI Register with Address 3**

### <span id="page-21-0"></span>**Examples of Combined READ and WRITE Operations**

In the following examples successive READ and WRITE operations are combined. In Figure 19 the Master first reads the status from Register at ADDR4 and at ADDR5 followed

by writing a control byte in Control Register at ADDR2. Note that during the write command (in Figures [18](#page-20-0) and 19) the old data of the pointed register is returned at the moment the new data is shifted in.



**Figure 19. Two Successive READ Commands Followed by a WRITE Command**

After the write operation the Master could initiate a read back command in order to verify if the data is correctly written, as illustrated in Figure 20. During reception of the READ command the old data is returned for a second time. Only after receiving the READ command the new data is transmitted. This rule also applies when the master device wants to initiate an SPI transfer to read the Status Registers. Because the internal system clock updates the Status Registers only when  $\overline{CS}$  line is high, the first read out byte might represent old status information.



**Figure 20. A WRITE Operation Where DATA From the Master is Written in SPI Register with Address 2 Followed by a READ Back Operation to Verify a Correct WRITE Operation**

NOTE: The internal data−out shift buffer of the AMIS−30521/NCV70521 is updated with the content of the selected SPI register only at the last (every eighth) falling edge of the CLK signal (see SPI Transfer Format and Pin Signals). As a result, new data for transmission cannot be written to the shift buffer at the beginning of the transfer packet and the first byte shifted out might represent old data.

**Table 11. SPI CONTROL REGISTERS** (All SPI Control Registers have Read/Write Access and default to "0" after Power−on or hard reset)



Where:

R/W: Read and Write access

Reset: Status after Power−On or hard reset



### <span id="page-22-0"></span>**Table 12. SPI CONTROL PARAMETER OVERVIEW**

14.The typical values can be found in Table [5](#page-5-0): DC Parameters and Table [6](#page-7-0): AC Parameters

<span id="page-23-0"></span>CUR[4:0] Selects IMCmax peak. This is the peak or amplitude of the regulated current waveform in the motor coils.



### **Table 13. SPI CONTROL PARAMETER OVERVIEW: CURRENT AMPLITUDE CUR[4:0]**

15. Typical current amplitude at T<sub>J</sub> = 125.<br>16. Reducing the current over different current ranges might trigger overcurrent detection, please refer to dedicated application note for solutions.

### **SPI Status Register Description**

All 4 SPI Status Registers have Read Access and are default to "0" after Power−on or hard reset.



### **Table 14. SPI STATUS REGISTERS**

Where:



### <span id="page-24-0"></span>**Table 15. SPI STATUS FLAGS OVERVIEW**



### <span id="page-25-0"></span>**DEVICE ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*Qualified for automotive applications.

### **PACKAGE DIMENSIONS**

**NQFP−32, 7x7** CASE 560AA−01 ISSUE O

<span id="page-26-0"></span>





**NQFP−32, 7x7** CASE 560AA−01 ISSUE O



DETAIL G VIEW ROTATED 90° CLOCKWISE



**ON Semiconductor** and UN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability<br>"Typical" parameters which may be pro applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur.<br>Should Buyer purchase or use SCIL affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an<br>Equal Opportunity/Affirmative Action Employe

#### **PUBLICATION ORDERING INFORMATION**

#### **LITERATURE FULFILLMENT**:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

**N. American Technical Support**: 800−282−9855 Toll Free **ON Semiconductor Website**: **www.onsemi.com** USA/Canada **Europe, Middle East and Africa Technical Support:**

**Order Literature**: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5773−3850

For additional information, please contact your local Sales Representative



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



### **Как с нами связаться**

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru) **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.