

### High Performance Microcontrollers with 10-bit A/D

#### High Performance RISC CPU:

- · C compiler optimized architecture/instruction set
  - Source code compatible with the PIC16CXX instruction set
- · Linear program memory addressing to 2 Mbytes
- Linear data memory addressing to 4 Kbytes


	On-Chip P	On-Chip		
Device	EPROM (bytes)	# Single Word Instructions	RAM (bytes)	
PIC18C242	16K	8192	512	
PIC18C252	32K	16384	1536	
PIC18C442	16K	8192	512	
PIC18C452	32K	16384	1536	

- Up to 10 MIPs operation:
  - DC 40 MHz osc./clock input
- 4 MHz 10 MHz osc./clock input with PLL active
- 16-bit wide instructions, 8-bit wide data path
- · Priority levels for interrupts
- 8 x 8 Single Cycle Hardware Multiplier

#### **Peripheral Features:**

- High current sink/source 25 mA/25 mA
- Three external interrupt pins
- Timer0 module: 8-bit/16-bit timer/counter with 8-bit programmable prescaler
- Timer1 module: 16-bit timer/counter
- Timer2 module: 8-bit timer/counter with 8-bit period register (time-base for PWM)
- Timer3 module: 16-bit timer/counter
- Secondary oscillator clock option Timer1/Timer3
- Two Capture/Compare/PWM (CCP) modules.
- CCP pins that can be configured as: - Capture input: capture is 16-bit,
  - max. resolution 6.25 ns (TCY/16)
  - Compare is 16-bit, max. resolution 100 ns (TCY)
  - PWM output: PWM resolution is 1- to 10-bit. Max. PWM freq. @: 8-bit resolution = 156 kHz 10-bit resolution = 39 kHz
- Master Synchronous Serial Port (MSSP) module. Two modes of operation:
  - 3-wire SPI (supports all 4 SPI modes)
  - I<sup>2</sup>C<sup>™</sup> master and slave mode
- Addressable USART module:
- Supports interrupt on Address bit
- Parallel Slave Port (PSP) module

#### Pin Diagrams



#### **Analog Features:**

- Compatible 10-bit Analog-to-Digital Converter module (A/D) with:
  - Fast sampling rate
  - Conversion available during SLEEP
  - DNL =  $\pm 1$  LSb, INL =  $\pm 1$  LSb
- Programmable Low Voltage Detection (LVD) module
  - Supports interrupt-on-low voltage detection
- Programmable Brown-out Reset (BOR)


#### **Special Microcontroller Features:**

- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code protection
- Power saving SLEEP mode
- Selectable oscillator options including:
  - 4X Phase Lock Loop (of primary oscillator)
  - Secondary Oscillator (32 kHz) clock input
- In-Circuit Serial Programming (ICSP™) via two pins


#### **CMOS Technology:**

- · Low power, high speed EPROM technology
- · Fully static design
- Wide operating voltage range (2.5V to 5.5V)
- Industrial and Extended temperature ranges
- Low power consumption

#### **Pin Diagrams**



#### Pin Diagrams (Cont.'d)



#### **Table of Contents**

1.0	Device	Overview	7
2.0	Oscillat	or Configurations	17
3.0	Reset		25
4.0	Memory	/ Organization	35
5.0	Table R	eads/Table Writes	55
6.0	8 X 8 H	ardware Multiplier	61
7.0	Interrup	ts	63
8.0	I/O Port	S	77
9.0	Timer0	Module	93
10.0	Timer1	Module	97
11.0	Timer2	Module	101
12.0	Timer3	Module	103
13.0	Capture	c/Compare/PWM (CCP) Modules	107
14.0	Master	Synchronous Serial Port (MSSP) Module	115
15.0		sable Universal Synchronous Asynchronous Receiver Transmitter (USART)	
16.0	Compa	tible 10-bit Analog-to-Digital Converter (A/D) Module	165
17.0	Low Vo	Itage Detect	173
18.0	Special	Features of the CPU	179
19.0	Instruct	ion Set Summary	187
20.0	Develop	oment Support	229
21.0	Electric	al Characteristics	235
22.0	DC and	AC Characteristics Graphs and Tables	263
23.0	Packag	ing Information	277
Apper	ndix A:	Revision History	287
Apper	ndix B:	Device Differences	287
Apper	ndix C:	Conversion Considerations	288
Apper	ndix D:	Migration from Baseline to Enhanced Devices	288
Apper	ndix E:	Migration from Mid-Range to Enhanced Devices	289
Apper	ndix F:	Migration from High-End to Enhanced Devices	289
Index			291
On-Li	ne Supp	ort	299
Read	er Respo	onse	300
PIC18	BCXX2 F	roduct Identification System	301

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

### 1.0 DEVICE OVERVIEW

This document contains device specific information for the following four devices:


- 1. PIC18C242
- 2. PIC18C252
- 3. PIC18C442
- 4. PIC18C452


These devices come in 28-pin and 40-pin packages. The 28-pin devices do not have a Parallel Slave Port (PSP) implemented and the number of Analog-to-Digital (A/D) converter input channels is reduced to 5. An overview of features is shown in Table 1-1.

# The following two figures are device block diagrams sorted by pin count: 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-2 and Table 1-3, respectively.

Features	PIC18C242	PIC18C252	PIC18C442	PIC18C452
Operating Frequency	DC - 40 MHz			
Program Memory (Bytes)	16K	32K	16K	32K
Program Memory (Instructions)	8192	16384	8192	16384
Data Memory (Bytes)	512	1536	512	1536
Interrupt Sources	16	16	17	17
I/O Ports	Ports A, B, C	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM Modules	2	2	2	2
Serial Communications	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART
Parallel Communications	—	—	PSP	PSP
10-bit Analog-to-Digital Module	5 input channels	5 input channels	8 input channels	8 input channels
RESETS (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)			
Programmable Low Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions	75 Instructions	75 Instructions	75 Instructions
Packages	28-pin DIP 28-pin SOIC 28-pin JW	28-pin DIP 28-pin SOIC 28-pin JW	40-pin DIP 44-pin PLCC 44-pin TQFP 40-pin JW	40-pin DIP 44-pin PLCC 44-pin TQFP 40-pin JW

#### TABLE 1-1: DEVICE FEATURES





#### TABLE 1-2: PIC18C2X2 PINOUT I/O DESCRIPTIONS

Dia Mara	Pin N	umber	Pin	Buffer	Description		
Pin Name	DIP	SOIC	Туре	Туре			
MCLR/VPP MCLR	1	1		ST	Master clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active low		
			'	31	RESET to the device.		
VPP			Р		Programming voltage input.		
NC	—	—	—	_	These pins should be left unconnected.		
OSC1/CLKI OSC1	9	9	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. CMOS otherwise		
CLKI			I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKIN, OSC2/CLKOUT pins.)		
OSC2/CLKO/RA6	10	10			Oscillator crystal or clock output.		
OSC2			0	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.		
CLKO			0	_	In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.		
RA6			I/O	TTL	General Purpose I/O pin.		
			1/0	116	PORTA is a bi-directional I/O port.		
					PORTA is a di-directional i/O port.		
RA0/AN0	2	2		<b>TT</b> I			
RA0 AN0			I/O	TTL	Digital I/O. Analog input 0.		
-			1	Analog	Analog input 0.		
RA1/AN1	3	3		<b>TT</b> I	Disting 1/0		
RA1			I/O	TTL	Digital I/O.		
AN1			1	Analog	Analog input 1.		
RA2/AN2/VREF-	4	4	1/0				
RA2			I/O	TTL	Digital I/O.		
AN2 Vref-				Analog	Analog input 2.		
	_	_	1	Analog	A/D Reference Voltage (Low) input.		
RA3/AN3/VREF+	5	5		<b>TT</b> 1			
RA3			I/O	TTL	Digital I/O.		
AN3 Vref+				Analog	Analog input 3. A/D Reference Voltage (High) input.		
				Analog	AVD Relefence voltage (Fligh) linput.		
RA4/T0CKI	6	6	I/O	ST/OD	Digital I/O. Open drain when configured as output.		
RA4 T0CKI			1/0		Timer0 external clock input.		
	-	-		ST			
RA5/AN4/SS/LVDIN	7	7		<b>TT</b> 1			
RA5			I/O	TTL	Digital I/O.		
AN4 SS				Analog ST	Analog input 4. SPI Slave Select input.		
LVDIN				Analog	Low Voltage Detect Input.		
			'	Analog	- · ·		
RA6		elle ta di			See the OSC2/CLKO/RA6 pin.		
Legend: TTL = TTL					CMOS = CMOS compatible input or output		
ST = Schm		yer inpu	i with C	INIO2 IEVEI			
O = Output	L				P = Power		

Pin Name	Pin Number		Pin Buffer					
Pin Name	DIP	SOIC	Туре	Туре	Description			
					PORTB is a bi-directional I/O port. PORTB can be software			
					programmed for internal weak pull-ups on all inputs.			
RB0/INT0	21	21						
RB0			I/O	TTL	Digital I/O.			
INT0			Ι	ST	External Interrupt 0.			
RB1/INT1	22	22						
RB1			I/O	TTL				
INT1			Ι	ST	External Interrupt 1.			
RB2/INT2	23	23						
RB2			I/O	TTL	Digital I/O.			
INT2			I	ST	External Interrupt 2.			
RB3/CCP2	24	24						
RB3			I/O	TTL	Digital I/O.			
CCP2			I/O	ST	Capture2 input, Compare2 output, PWM2 output.			
RB4	25	25	I/O	TTL	Digital I/O.			
					Interrupt-on-change pin.			
RB5	26	26	I/O	TTL	Digital I/O.			
					Interrupt-on-change pin.			
RB6	27	27	I/O	TTL	Digital I/O.			
					Interrupt-on-change pin.			
			Ι	ST	ICSP programming clock.			
RB7	28	28	I/O	TTL	Digital I/O.			
					Interrupt-on-change pin.			
			I/O	ST	ICSP programming data.			
Legend: TTL = TTL	compa	tible inp	ut		CMOS = CMOS compatible input or output			

#### PIC18C2X2 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-2:**

ST = Schmitt Trigger input with CMOS levels I = Input O = Output

OD = Open Drain (no P diode to VDD)

P = Power

#### **TABLE 1-2:** PIC18C2X2 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Buffer		Description		
Pin Name	DIP	SOIC	Туре	Туре	Description		
					PORTC is a bi-directional I/O port.		
RC0/T1OSO/T1CKI	11	11					
RC0			I/O	ST	Digital I/O.		
T1OSO			0		Timer1 oscillator output.		
T1CKI			I	ST	Timer1/Timer3 external clock input.		
RC1/T1OSI/CCP2	12	12					
RC1			I/O	ST	Digital I/O.		
T1OSI			I	CMOS	Timer1 oscillator input.		
CCP2			I/O	ST	Capture2 input, Compare2 output, PWM2 output.		
RC2/CCP1	13	13					
RC2			I/O	ST	Digital I/O.		
CCP1			I/O	ST	Capture1 input/Compare1 output/PWM1 output.		
RC3/SCK/SCL	14	14					
RC3			I/O	ST	Digital I/O.		
SCK			I/O	ST	Synchronous serial clock input/output for SPI mode.		
SCL			I/O	ST	Synchronous serial clock input/output for I <sup>2</sup> C mode.		
RC4/SDI/SDA	15	15					
RC4			I/O	ST	Digital I/O.		
SDI			Ι	ST	SPI Data In.		
SDA			I/O	ST	I <sup>2</sup> C Data I/O.		
RC5/SDO	16	16					
RC5			I/O	ST	Digital I/O.		
SDO			0	—	SPI Data Out.		
RC6/TX/CK	17	17					
RC6			I/O	ST	Digital I/O.		
TX			0		USART Asynchronous Transmit.		
СК			I/O	ST	USART Synchronous Clock (see related RX/DT).		
RC7/RX/DT	18	18		<u> </u>			
RC7			I/O	ST	Digital I/O.		
RX				ST	USART Asynchronous Receive.		
DT			I/O	ST	USART Synchronous Data (see related TX/CK).		
Vss	8, 19	8, 19	Р		Ground reference for logic and I/O pins.		
Vdd	20	20	Р	_	Positive supply for logic and I/O pins.		
Legend: TTL = TTL compatible input					CMOS = CMOS compatible input or output		

TTL = TTL compatible input CMOS = ST = Schmitt Trigger input with CMOS levels I = Input egend:

CMOS compatible input or output

P = Power

O = Output OD = Open Drain (no P diode to VDD)

Pin Name	Pi	n Numb	ber	Pin	Buffer	Description	
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description	
MCLR/VPP MCLR	1	2	18	I	ST	Master clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active	
Vpp				Р		low RESET to the device. Programming voltage input.	
NC				_	_	These pins should be left unconnected.	
OSC1/CLKI OSC1	13	14	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise	
CLKI				I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKIN, OSC2/CLKOUT pins.)	
OSC2/CLKO/RA6 OSC2	14	15	31	0	_	Oscillator crystal output. Oscillator crystal output. Connects to crystal	
CLKO				0	_	or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction	
RA6				I/O	TTL	cycle rate. General Purpose I/O pin.	
						PORTA is a bi-directional I/O port.	
RA0/AN0	2	3	19				
RA0		-		I/O	TTL	Digital I/O.	
AN0				Ι	Analog	Analog input 0.	
RA1/AN1	3	4	20				
RA1				I/O	TTL	Digital I/O.	
AN1				I	Analog	Analog input 1.	
RA2/AN2/VREF-	4	5	21				
RA2				I/O	TTL	Digital I/O.	
AN2 Vref-					Analog Analog	Analog input 2. A/D Reference Voltage (Low) input.	
RA3/AN3/VREF+	5	6	22		/ indiog		
RA3	5	0	22	I/O	TTL	Digital I/O.	
AN3					Analog	Analog input 3.	
VREF+				Ι	Analog	A/D Reference Voltage (High) input.	
RA4/T0CKI	6	7	23				
RA4 T0CKI				I/O I	ST/OD ST	Digital I/O. Open drain when configured as output. Timer0 external clock input.	
RA5/AN4/SS/LVDIN	7	8	24				
RA5				I/O	TTL	Digital I/O.	
AN4					Analog	Analog input 4.	
SS					ST	SPI Slave Select input.	
				I	Analog	Low Voltage Detect Input.	
RA6						See the OSC2/CLKO/RA6 pin.	
Legend: TTL = TTL ST = Schm O = Output	nitt Trig			MOS le	vels I = I	OS = CMOS compatible input or output Input Power	

TABLE 1-3: PIC 10C4AZ PINOUT I/O DESCRIPTIONS	TABLE 1-3:	PIC18C4X2 PINOUT I/O DESCRIPTIONS
---	------------	-----------------------------------

OD = Open Drain (no P diode to VDD)

 $\odot$  1999-2013 Microchip Technology Inc.

TABLE 1-3:	PIC18C4	C18C4X2 PINOUT I/O DESCRIPTIONS (CONTINUED)							
Pin Name	Pi	Pin Number			Buffer	Description			
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description			
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.			
RB0/INT0	33	36	8						
RB0				I/O	TTL	Digital I/O.			
INT0				I	ST	External Interrupt 0.			
RB1/INT1	34	37	9						
RB1				I/O	TTL				
INT1				I	ST	External Interrupt 1.			
RB2/INT2	35	38	10						
RB2				I/O	TTL	Digital I/O.			
INT2				I	ST	External Interrupt 2.			
RB3/CCP2	36	39	11						
RB3				I/O	TTL	Digital I/O.			
CCP2				I/O	ST	Capture2 input, Compare2 output, PWM2 output.			
RB4	37	41	14	I/O	TTL	Digital I/O. Interrupt-on-change pin.			
RB5	38	42	15	I/O	TTL	Digital I/O. Interrupt-on-change pin.			
RB6	39	43	16	I/O	TTL	Digital I/O. Interrupt-on-change pin.			
				I	ST	ICSP programming clock.			
RB7	40	44	17	I/O	TTL	Digital I/O. Interrupt-on-change pin.			
				I/O	ST	ICSP programming data.			
Legend: TTL = T	TL compa	atible inp	out		CM	OS = CMOS compatible input or output			

#### PIC18C4X2 PINOLIT I/O DESCRIPTIONS (CONTINUED) TARIE 1-3.

ST = Schmitt Trigger input with CMOS levels I = Input

O = Output

P = Power

	Pi	n Numt	per					
Pin Name	DIP	PLCC	TQFP	Pin Type	Buffer Type	Description		
		1 200	14.1			PORTC is a bi-directional I/O port.		
RC0/T1OSO/T1CKI	15	16	32					
RC0				I/O	ST	Digital I/O.		
T1OSO				0	_	Timer1 oscillator output.		
T1CKI				Ι	ST	Timer1/Timer3 external clock input.		
RC1/T1OSI/CCP2	16	18	35					
RC1				I/O	ST	Digital I/O.		
T1OSI					CMOS	Timer1 oscillator input.		
CCP2	47	40		I/O	ST	Capture2 input, Compare2 output, PWM2 output.		
RC2/CCP1 RC2	17	19	36	I/O	ST	Digital I/O		
CCP1				1/O 1/O	ST	Digital I/O. Capture1 input/Compare1 output/PWM1 output.		
RC3/SCK/SCL	18	20	37	"0	01			
RC3	10	20	57	I/O	ST	Digital I/O.		
SCK				I/O	ST	Synchronous serial clock input/output for		
						SPI mode.		
SCL				I/O	ST	Synchronous serial clock input/output for		
						I <sup>2</sup> C mode.		
RC4/SDI/SDA	23	25	42					
RC4				I/O	ST	Digital I/O.		
SDI SDA				I I/O	ST ST	SPI Data In. I <sup>2</sup> C Data I/O.		
	24	20	43	1/0	31	T C Data 1/O.		
RC5/SDO RC5	24	26	43	I/O	ST	Digital I/O.		
SDO				0	_	SPI Data Out.		
RC6/TX/CK	25	27	44	-				
RC6	20		••	I/O	ST	Digital I/O.		
ТХ				0	_	USART Asynchronous Transmit.		
СК				I/O	ST	USART Synchronous Clock (see related RX/DT).		
RC7/RX/DT	26	29	1					
RC7				I/O	ST	Digital I/O.		
RX					ST	USART Asynchronous Receive.		
		41-1-1		I/O	ST	USART Synchronous Data (see related TX/CK).		
Legend: TTL = TTL ST = Schn						OS = CMOS compatible input or output		

#### PIC18C4X2 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-3:**

ST = Schmitt Trigger input with CMOS levels I = Input

O = Output

P = Power

TABLE 1-3:	PIC18C4X2 PINOUT I/O DESCRIPTIONS (C	ONTINUED)
------------	--------------------------------------	-----------

Din Nomo	Pin Name Pin Number		Pin	Buffer	Description			
Fin Name	DIP	PLCC	TQFP	Туре	Туре	Description		
						PORTD is a bi-directional I/O port, or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when PSP module is enabled.		
RD0/PSP0	19	21	38	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD1/PSP1	20	22	39	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD2/PSP2	21	23	40	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD3/PSP3	22	24	41	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD4/PSP4	27	30	2	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD5/PSP5	28	31	3	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD6/PSP6	29	32	4	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD7/PSP7	30	33	5	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RE0/RD/AN5 RE0 RD	8	9	25	I/O	ST TTL	PORTE is a bi-directional I/O port. Digital I/O. Read control for parallel slave port (see also WR and CS pins).		
AN5 RE1/WR/AN6 <u>RE1</u> WR AN6	9	10	26	I/O	Analog ST TTL Analog	Analog input 5. Digital I/O. Write control for parallel slave port (see CS and RD pins). Analog input 6.		
RE2/CS/AN7 RE2 CS	10	11	27	I/O	ST TTL	Digital I/O. <u>Chip Select control for parallel slave port (see related</u> RD and $\overline{WR}$ ).		
AN7					Analog	Analog input 7.		
Vss		13, 34	6, 29	Р	—	Ground reference for logic and I/O pins.		
Vdd		12, 35	7, 28	Р	—	Positive supply for logic and I/O pins.		
_egend:       TTL = TTL compatible input       CMOS = CMOS compatible input or output         ST = Schmitt Trigger input with CMOS levels       I = Input         O = Output       P = Power								

### 2.0 OSCILLATOR CONFIGURATIONS

#### 2.1 Oscillator Types

The PIC18CXX2 can be operated in eight different oscillator modes. The user can program three configuration bits (FOSC2, FOSC1, and FOSC0) to select one of these eight modes:

- 1. LP Low Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High Speed Crystal/Resonator
- 4. HS + PLL High Speed Crystal/Resonator with x 4 PLL enabled
- 5. RC External Resistor/Capacitor
- 6. RCIO External Resistor/Capacitor with RA6 I/O pin enabled
- 7. EC External Clock
- 8. ECIO External Clock with RA6 I/O pin enabled


#### 2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HS-PLL oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The PIC18CXX2 oscillator design requires the use of a parallel cut crystal.

Note:	Use of a series cut crystal may give a fre-
	quency out of the crystal manufacturers
	specifications.

#### FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



### TABLE 2-1:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

Ranges Tested:						
Mode	Freq	C1	C2			
XT	455 kHz	68 - 100 pF	68 - 100 pF			
	2.0 MHz	15 - 68 pF	15 - 68 pF			
	4.0 MHz	15 - 68 pF	15 - 68 pF			
HS	8.0 MHz	10 - 68 pF	10 - 68 pF			
	16.0 MHz	10 - 22 pF	10 - 22 pF			

**These values are for design guidance only.** See notes following this table.

Resonators Used:						
455 kHz	Panasonic EFO-A455K04B	$\pm 0.3\%$				
2.0 MHz	Murata Erie CSA2.00MG	$\pm 0.5\%$				
4.0 MHz	$\pm 0.5\%$					
8.0 MHz	Murata Erie CSA8.00MT	$\pm 0.5\%$				
16.0 MHz	Murata Erie CSA16.00MX	$\pm 0.5\%$				
All resonat	All resonators used did not have built-in capacitors.					

**Note 1:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.

- 2: When operating below 3V VDD, it may be necessary to use high gain HS mode on lower frequency ceramic resonators.
- 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components or verify oscillator performance.

### TABLE 2-2:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATORS

Ranges Tested:							
Mode	Freq	C1	C2				
LP	32.0 kHz	33 pF	33 pF				
	200 kHz	15 pF	15 pF				
XT	200 kHz	47-68 pF	47-68 pF				
	1.0 MHz	15 pF					
	4.0 MHz	15 pF	15 pF				
HS	4.0 MHz	15 pF	15 pF				
	8.0 MHz	15-33 pF	15-33 pF				
	20.0 MHz	15-33 pF	15-33 pF				
These value	25.0 MHz	15-33 pF	15-33 pF				


**These values are for design guidance only.** See notes following this table.

Crystals Used							
32.0 kHz	32.0 kHz Epson C-001R32.768K-A						
200 kHz	STD XTL 200.000kHz	± 20 PPM					
1.0 MHz	ECS ECS-10-13-1	± 50 PPM					
4.0 MHz	ECS ECS-40-20-1	± 50 PPM					
8.0 MHz	Epson CA-301 8.000M-C	± 30 PPM					
20.0 MHz	Epson CA-301 20.000M-C	± 30 PPM					

- **Note 1:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
  - 2: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
  - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components or verify oscillator performance.

An external clock source may also be connected to the OSC1 pin in these modes, as shown in Figure 2-2.

#### FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP CONFIGURATION)




### 2.3 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-3 shows how the R/C combination is connected.

In the RC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.

#### FIGURE 2-3: RC OSCILLATOR MODE




The RCIO oscillator mode functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

#### 2.4 External Clock Input

The EC and ECIO oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is no oscillator start-up time required after a Power-on Reset or after a recovery from SLEEP mode.

In the EC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC oscillator mode.



Fosc/4 -


The ECIO oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO oscillator mode.

OSC2

#### FIGURE 2-6: PLL BLOCK DIAGRAM

#### FIGURE 2-5:

#### EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)




#### 2.5 HS/PLL

A Phase Locked Loop circuit is provided as a programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high frequency crystals.

The PLL can only be enabled when the oscillator configuration bits are programmed for HS mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1.

The PLL is one of the modes of the FOSC<2:0> configuration bits. The oscillator mode is specified during device programming.

A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out that is called TPLL.



#### 2.6 Oscillator Switching Feature

The PIC18CXX2 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low frequency clock source. For the PIC18CXX2 devices, this alternate clock source is the Timer1 oscillator. If a low frequency crystal (32 kHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has

#### FIGURE 2-7: DEVICE CLOCK SOURCES

PIC18CXXX Main Oscillator OSC2 Tosc/4 4 x PLL SLEEP Tosc TSCLK OSC1 MUX Timer1 Oscillator TT1P T1OSO T1OSCEN Clock Enable T1OSI Source Oscillator Clock Source option for other modules

#### 2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON<0>) controls the clock switching. When the SCS bit is'0', the system clock source comes from the main oscillator that is selected by the FOSC configuration bits in Configuration Register1H. When the SCS bit is set, the system clock source will come from the Timer1 oscillator. The SCS bit is cleared on all forms of RESET. Note: The Timer1 oscillator must be enabled and operating to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 control register (T1CON). If the Timer1 oscillator is not enabled, then any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator will continue to be the system clock source.

been enabled, the device can switch to a low power execution mode. Figure 2-7 shows a block diagram of

the system clock sources. The clock switching feature

is enabled by programming the Oscillator Switching

Enable (OSCSEN) bit in Configuration Register1H to a

'0'. Clock switching is disabled in an erased device.

See Section 9.0 for further details of the Timer1 oscilla-

tor. See Section 18.0 for Configuration Register details.

#### REGISTER 2-1: OSCCON REGISTER



- bit 7-1 Unimplemented: Read as '0'
- bit 0
  SCS: System Clock Switch bit
  When OSCSEN configuration bit = '0' and T1OSCEN bit is set:
  1 = Switch to Timer1 oscillator/clock pin
  0 = Use primary oscillator/clock input pin
  When OSCSEN and T1OSCEN are in other states:
  bit is forced clear
  Legend:
  R = Readable bit
  W = Writable bit
  U = Unimplemented bit, read as '0'

- n = Value at POR res	set '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


#### 2.6.2 OSCILLATOR TRANSITIONS

The PIC18CXX2 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that it's pulse width will not be less than the shortest pulse width of the two clock sources.

A timing diagram indicating the transition from the main oscillator to the Timer1 oscillator is shown in Figure 2-8. The Timer1 oscillator is assumed to be running all the time. After the SCS bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles.


Q1 Q2 Q3 Q4 Q1 Q2 Q3 T1OSI	ATOR
T1OSITT1P OSC1TOSC InternalTOSC Vstem Clock SCS (OSCCON<0> Program PCPC + 2PC + 4	
T10SI     1     2     3     4     5     6     7     8       OSC1	Q4 Q1
OSC1TOSC InternalTOLY System Clock SCS (OSCCON<0>) Program PC PC + 2 PC + 4	$ \  \  \  \  \  \  \  \  \  \  \  \  \ $
Internal	· · ·
System Clock SCS (OSCCON<0>) Program PC X PC+2 X PC+4	
(OSCCON<0>) Program PC X PC + 2 Y PC + 4	/ \_/ \ !
Program PC X PC+2 V PC+4	
Counter	
Note 1: Delay on internal system clock is eight oscillator cycles for synchronization.	• •

The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place. If the main oscillator is configured for an external crystal (HS, XT, LP), then the transition will take place after an oscillator start-up time (Tost) has occurred. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT and LP modes is shown in Figure 2-9.




If the main oscillator is configured for HS-PLL mode, an oscillator start-up time (Tost) plus an additional PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator

frequency. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for HS-PLL mode, is shown in Figure 2-10.





If the main oscillator is configured in the RC, RCIO, EC or ECIO modes, there is no oscillator start-up time-out. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for RC, RCIO, EC and ECIO modes, is shown in Figure 2-11.



#### 2.7 Effects of SLEEP Mode on the On-chip Oscillator

When the device executes a SLEEP instruction, the on-chip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor

switching currents have been removed, SLEEP mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during SLEEP will increase the current consumed during SLEEP. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt.

#### TABLE 2-3:OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin		
RC	Floating, external resistor should pull high	At logic low		
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6		
ECIO	Floating	Configured as PORTA, bit 6		
EC	Floating	At logic low		
LP, XT, and HS	Feedback inverter disabled, at quiescent voltage level	Feedback inverter disabled, at quiescent voltage level		

**Note:** See Table 3-1, in Section 3.0 RESET, for time-outs due to SLEEP and MCLR Reset.

#### 2.8 Power-up Delays

Power up delays are controlled by two timers, so that no external RESET circuitry is required for most applications. The delays ensure that the device is kept in RESET until the device power supply and clock are stable. For additional information on RESET operation, see the "RESET" section.

The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of 72 ms (nominal) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer, OST, intended to keep the chip in RESET until the crystal oscillator is stable. With the PLL enabled (HS/PLL oscillator mode), the time-out sequence following a Power-on Reset is different from other oscillator modes. The time-out sequence is as follows: First, the PWRT time-out is invoked after a POR time delay has expired. Then, the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional fixed 2ms (nominal) time-out to allow the PLL ample time to lock to the incoming clock frequency.

NOTES:

#### 3.0 RESET

The PIC18CXX2 differentiates between various kinds of RESET:


- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during SLEEP
- d) Watchdog Timer (WDT) Reset (during normal operation)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a RESET. Their status is unknown on POR and unchanged by all other RESETS. The other registers are forced to a "RESET state" on Power-on Reset, MCLR, WDT Reset, Brownout Reset, MCLR Reset during SLEEP, and by the RESET instruction. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different RESET situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the RESET. See Table 3-3 for a full description of the RESET states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The Enhanced MCU devices have a  $\overline{\text{MCLR}}$  noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

MCLR pin is not driven low by any internal RESETS, including WDT.




#### 3.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (i.e., exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



ing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

#### 3.2 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter #33) only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/ disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter #33 for details.

#### 3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

#### 3.4 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator startup time-out (OST).

#### 3.5 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/ programmed), or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation will reset the chip. A RESET may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in RESET an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

#### 3.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18CXXX device operating in parallel.

Table 3-2 shows the RESET conditions for some Special Function Registers, while Table 3-3 shows the RESET conditions for all the registers.

Oscillator	Power-up	(2)	- (2)	Wake-up from SLEEP or Oscillator Switch 1024Tosc + 2 ms	
Configuration	PWRTE = 0	PWRTE = 1	Brown-out <sup>(2)</sup>		
HS with PLL enabled <sup>(1)</sup>	72 ms + 1024Tosc + 2ms	1024Tosc + 2 ms	72 ms + 1024Tosc + 2ms		
HS, XT, LP	S, XT, LP 72 ms + 1024Tosc 1024Tosc		72 ms + 1024Tosc	1024Tosc	
EC	72 ms	_	72 ms	—	
External RC	72 ms		72 ms	—	

**Note 1:** 2 ms is the nominal time required for the 4x PLL to lock.

**2:** 72 ms is the nominal Power-up Timer delay.

#### REGISTER 3-1: RCON REGISTER BITS AND POSITIONS

R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
IPEN	LWRT	—	RI	TO	PD	POR	BOR
bit 7							bit 0

**Note:** See Register 4-3 on page 53 for bit definitions.

### TABLE 3-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR<br/>RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	00-1 1100	1	1	1	0	0	u	u
MCLR Reset during normal operation	0000h	00-u uuuu	u	u	u	u	u	u	u
Software Reset during normal operation	0000h	0u-0 uuuu	0	u	u	u	u	u	u
Stack Full Reset during normal operation	0000h	0u-u uull	u	u	u	u	u	u	1
Stack Underflow Reset during normal operation	0000h	0u-u uull	u	u	u	u	u	1	u
MCLR Reset during SLEEP	0000h	00-u 10uu	u	1	0	u	u	u	u
WDT Reset	0000h	0u-u 01uu	1	0	1	u	u	u	u
WDT Wake-up	PC + 2	uu-u 00uu	u	0	0	u	u	u	u
Brown-out Reset	0000h	0u-1 11u0	1	1	1	1	0	u	u
Interrupt wake-up from SLEEP	PC + 2 <sup>(1)</sup>	uu-u 00uu	u	1	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

Register	Applicable Devices				Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
TOSU	242	442	252	452	0 0000	0 0000	0 uuuu <b>(3)</b>	
TOSH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu <b>(3)</b>	
TOSL	242	442	252	452	0000 0000	0000 0000	uuuu uuuu <b>(3)</b>	
STKPTR	242	442	252	452	00-0 0000	00-0 0000	uu-u uuuu <b>(3)</b>	
PCLATU	242	442	252	452	0 0000	0 0000	u uuuu	
PCLATH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
PCL	242	442	252	452	0000 0000	0000 0000	PC + 2 <sup>(2)</sup>	
TBLPTRU	242	442	252	452	00 0000	00 0000	uu uuuu	
TBLPTRH	242	442	252	452	0000 0000	0000 0000	սսսս սսսս	
TBLPTRL	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
TABLAT	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
PRODH	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PRODL	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INTCON	242	442	252	452	0000 000x	0000 000u	սսսս սսսս <b>(1)</b>	
INTCON2	242	442	252	452	1111 -1-1	1111 -1-1	uuuu -u-u <b>(1)</b>	
INTCON3	242	442	252	452	11-0 0-00	11-0 0-00	uu-u u-uu <b>(1)</b>	
INDF0	242	442	252	452	N/A	N/A	N/A	
POSTINC0	242	442	252	452	N/A	N/A	N/A	
POSTDEC0	242	442	252	452	N/A	N/A	N/A	
PREINC0	242	442	252	452	N/A	N/A	N/A	
PLUSW0	242	442	252	452	N/A	N/A	N/A	
FSR0H	242	442	252	452	0000	0000	uuuu	
FSR0L	242	442	252	452	XXXX XXXX	uuuu uuuu	սսսս սսսս	
WREG	242	442	252	452	XXXX XXXX	uuuu uuuu	սսսս սսսս	
INDF1	242	442	252	452	N/A	N/A	N/A	
POSTINC1	242	442	252	452	N/A	N/A	N/A	
POSTDEC1	242	442	252	452	N/A	N/A	N/A	
PREINC1	242	442	252	452	N/A	N/A	N/A	
PLUSW1	242	442	252	452	N/A	N/A	N/A	

#### TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: The long write enable is only reset on a POR or MCLR Reset.
- 7: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read as '0'.

TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)										
Register Applic			e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT n or Interrupt				
FSR1H	242	442	252	452	0000	0000	uuuu				
FSR1L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
BSR	242	442	252	452	0000	0000	uuuu				
INDF2	242	442	252	452	N/A	N/A	N/A				
POSTINC2	242	442	252	452	N/A	N/A	N/A				
POSTDEC2	242	442	252	452	N/A	N/A	N/A				
PREINC2	242	442	252	452	N/A	N/A N/A					
PLUSW2	242	442	252	452	N/A	N/A	N/A				
FSR2H	242	442	252	452	0000	0000	uuuu				
FSR2L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
STATUS	242	442	252	452	x xxxx	u uuuu	u uuuu				
TMR0H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
TMR0L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
T0CON	242	442	252	452	1111 1111	1111 1111	uuuu uuuu				
OSCCON	242	442	252	452	0	0	u				
LVDCON	242	442	252	452	00 0101	00 0101	uu uuuu				
WDTCON	242	442	252	452	0	0	u				
RCON <sup>(4, 6)</sup>	242	442	252	452	00-1 11q0	00-1 qquu	uu-u qquu				
TMR1H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
TMR1L	242	442	252	452	xxxx xxxx	uuuu uuuu	นนนน นนนน				
T1CON	242	442	252	452	0-00 0000	u-uu uuuu	u-uu uuuu				
TMR2	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս				
PR2	242	442	252	452	1111 1111	1111 1111	1111 1111				
T2CON	242	442	252	452	-000 0000	-000 0000	-uuu uuuu				
SSPBUF	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս				
SSPADD	242	442	252	452	0000 0000	0000 0000	นนนน นนนน				
SSPSTAT	242	442	252	452	0000 0000	0000 0000	นนนน นนนน				
SSPCON1	242	442	252	452	0000 0000	0000 0000	นนนน นนนน				
SSPCON2	242	442	252	452	0000 0000	0000 0000	սսսս սսսս				

 TABLE 3-3:
 INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for RESET value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: The long write enable is only reset on a POR or  $\overline{\text{MCLR}}$  Reset.
- 7: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read as '0'.

Register	Applicable Devices			ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets		Wake-up via WDT or Interrupt	
ADRESH	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
ADRESL	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
ADCON0	242	442	252	452	0000 0000	0000	0000	uuuu	uuuu
ADCON1	242	442	252	452	0-0000	0 -	0000	u-	uuuu
CCPR1H	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
CCPR1L	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
CCP1CON	242	442	252	452	00 0000	00	0000	uu	uuuu
CCPR2H	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
CCPR2L	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
CCP2CON	242	442	252	452	00 0000	00	0000	uu	uuuu
TMR3H	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
TMR3L	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
T3CON	242	442	252	452	0000 0000	uuuu	uuuu	uuuu	uuuu
SPBRG	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
RCREG	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
TXREG	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
TXSTA	242	442	252	452	0000 -01x	0000	-01u	uuuu	-uuu
RCSTA	242	442	252	452	0000 000x	0000	000u	uuuu	uuuu
IPR2	242	442	252	452	1111		1111		uuuu
PIR2	242	442	252	452	0000		0000		սսսս <b>(1)</b>
PIE2	242	442	252	452	0000		0000		uuuu
IPR1	242	442	252	452	1111 1111	1111	1111	uuuu	uuuu
	242	442	252	452	-111 1111	-111	1111		uuuu
PIR1	242	442	252	452	0000 0000	0000	0000	uuuu	սսսս <b>(1)</b>
	242	442	252	452	-000 0000	-000	0000	-uuu	սսսս <b>(1)</b>
PIE1	242	442	252	452	0000 0000	0000	0000	uuuu	uuuu
	242	442	252	452	-000 0000	-000	0000	-uuu	uuuu

#### TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 4: See Table 3-2 for RESET value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- **6:** The long write enable is only reset on a POR or  $\overline{\text{MCLR}}$  Reset.
- 7: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read as '0'.

Register	Арг	olicable	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt		
TRISE	242	442	252	452	0000 -111	0000 -111	uuuu -uuu		
TRISD	242	442	252	452	1111 1111	1111 1111	uuuu uuuu		
TRISC	242	442	252	452	1111 1111	1111 1111	uuuu uuuu		
TRISB	242	442	252	452	1111 1111	1111 1111	uuuu uuuu		
TRISA <sup>(5, 7)</sup>	242	442	252	452	-111 1111 <b>(5)</b>	-111 1111 <b>(5)</b>	-uuu uuuu <b>(5)</b>		
LATE	242	442	252	452	xxx	uuu	uuu		
LATD	242	442	252	452	xxxx xxxx	սսսս սսսս	uuuu uuuu		
LATC	242	442	252	452	xxxx xxxx	սսսս սսսս	uuuu uuuu		
LATB	242	442	252	452	xxxx xxxx	սսսս սսսս	uuuu uuuu		
LATA <sup>(5, 7)</sup>	242	442	252	452	-xxx xxxx(5)	-uuu uuuu <b>(5)</b>	-uuu uuuu <b>(5)</b>		
PORTE	242	442	252	452	000	000	uuu		
PORTD	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PORTC	242	442	252	452	XXXX XXXX	սսսս սսսս	uuuu uuuu		
PORTB	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PORTA <sup>(5, 7)</sup>	242	442	252	452	-x0x 0000 <b>(5)</b>	-u0u 0000 <b>(5)</b>	-uuu uuuu <sup>(5)</sup>		

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).


**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.


5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

**6:** The long write enable is only reset on a POR or  $\overline{MCLR}$  Reset.


7: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read as '0'.




#### FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




### FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2









NOTES:

#### 4.0 MEMORY ORGANIZATION

There are two memory blocks in Enhanced MCU devices. These memory blocks are:

- Program Memory
- Data Memory

Program and data memory use separate buses so that concurrent access can occur.

#### 4.1 Program Memory Organization


A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

PIC18C252 and PIC18C452 have 32 Kbytes of EPROM, while PIC18C242 and PIC18C442 have 16 Kbytes of EPROM. This means that PIC18CX52 devices can store up to 16K of single word instructions, and PIC18CX42 devices can store up to 8K of single word instructions.

The RESET vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

Figure 4-1 shows the Program Memory Map for PIC18C242/442 devices and Figure 4-2 shows the Program Memory Map for PIC18C252/452 devices.

#### FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR PIC18C442/242



### FIGURE 4-2: **PROGRAM MEMORY MAP** AND STACK FOR PIC18C452/252 PC<20:0> 21 CALL, RCALL, RETURN RETFIE, RETLW Stack Level 1 Stack Level 31 0000h **RESET** Vector High Priority Interrupt Vector 0008h Low Priority Interrupt Vector 0018h On-chip Program Memory Memory Space ⇐ User 7FFFh 8000h Read '0' 1FFFFFh 200000h

### 4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the call or return instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit stack pointer, with the stack pointer initialized to 00000b after all RESETS. There is no RAM associated with stack pointer 00000b. This is only a RESET value. During a CALL type instruction causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC. During a RETURN type instruction causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR is transferred to the PC and then the stack pointer is decremented.

The stack space is not part of either program or data space. The stack pointer is readable and writable, and the address on the top of the stack is readable and writable through SFR registers. Data can also be pushed to, or popped from, the stack, using the top-of-stack SFRs. Status bits indicate if the stack pointer is at, or beyond the 31 levels provided.

#### 4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL hold the contents of the stack location pointed to by the STKPTR register. This allows users to implement a software stack, if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

#### 4.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register contains the stack pointer value, the STKFUL (stack full) status bit, and the STKUNF (stack underflow) status bits. Register 4-1 shows the STKPTR register. The value of the stack pointer can be 0 through 31. The stack pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At RESET, the stack pointer value will be 0. The user may read and write the stack pointer value. This feature can be used by a Real Time Operating System for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit can only be cleared in software or by a POR.

The action that takes place when the stack becomes full, depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. Refer to Section 18.0 for a description of the device configuration bits. If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit, and reset the device. The STKFUL bit will remain set and the stack pointer will be set to 0.


If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at 0. The STKUNF bit will remain set until cleared in software or a POR occurs.

**Note:** Returning a value of zero to the PC on an underflow, has the effect of vectoring the program to the RESET vector, where the stack conditions can be verified and appropriate actions can be taken.


#### REGISTER 4-1: STKPTR REGISTER

	R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	STKFUL	STKUNF	—	SP4	SP3	SP2	SP1	SP0
	bit 7							bit 0
bit 7 <sup>(1)</sup>	STKFUL: S	Stack Full Fla	ag bit					
	1 = Stack b	ecame full c	or overflowed	d				
	0 = Stack h	as not beco	me full or ov	verflowed				
bit 6 <sup>(1)</sup>	STKUNF: S	Stack Underf	low Flag bit					
	1 = Stack u	inderflow oc	curred					
	0 = Stack u	inderflow did	l not occur					
bit 5	Unimplem	ented: Read	l as '0'					
bit 4-0	SP4:SP0: S	Stack Pointe	r Location b	its				



Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### FIGURE 4-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



### 4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

### 4.2.4 STACK FULL/UNDERFLOW RESETS

These resets are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device RESET. When the STVREN bit is enabled, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device RESET. The STKFUL or STKUNF bits are only cleared by the user software or a POR Reset.

#### 4.3 Fast Register Stack

A "fast interrupt return" option is available for interrupts. A Fast Register Stack is provided for the STATUS, WREG and BSR registers and are only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers, if the FAST RETURN instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.


If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a FAST CALL instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

#### EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1	
RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

#### FIGURE 4-4: CLOCK/INSTRUCTION CYCLE



4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATU register.

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 4.8.1).

#### 4.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 4-4.


#### 4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO), then two cycles are required to complete the instruction (Example 4-2).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

#### EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW



#### 4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB ='0'). Figure 4-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 4.4). The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 4-5 shows how the instruction "GOTO 00006h" is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions that the PC will be offset by. Section 19.0 provides further details of the instruction set.

#### FIGURE 4-5: INSTRUCTIONS IN PROGRAM MEMORY

			LSB = 1	LSB = 0	Word Address $\downarrow$
	Program M				000000h
	Byte Locati	ions $\rightarrow$			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	Clh	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

#### 4.7.1 TWO-WORD INSTRUCTIONS

The PIC18CXX2 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to 1's and is a special kind of NOP instruction. The lower 12bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-3. Refer to Section 19.0 for further details of the instruction set.

EXAMPLE 4-3:	<b>TWO-WORD INSTRUCTIONS</b>

CASE 1:			
Object Code	Source Cod	le	
0110 0110 0000 0000	TSTFSZ	REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF	REG1, REG2	; No, execute 2-word instruction
1111 0100 0101 0110			; 2nd operand holds address of REG2
0010 0100 0000 0000	ADDWF	REG3	; continue code
CASE 2:			
Object Code	Source Cod	le	
0110 0110 0000 0000	TSTFSZ	REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF	REG1, REG2	; Yes
1111 0100 0101 0110			; 2nd operand becomes NOP
0010 0100 0000 0000	ADDWF	REG3	; continue code

### 4.8 Lookup Tables

Lookup tables are implemented two ways. These are:

- Computed GOTO
- Table Reads

#### 4.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table, before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

#### 4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from, or written to program memory. Data is transferred to/from program memory one byte at a time.

A description of the Table Read/Table Write operation is shown in Section 5.0.

#### 4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 4-6 and Figure 4-7 show the data memory organization for the PIC18CXX2 devices.

The data memory map is divided into as many as 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (0xFFF) and extend downwards. Any remaining space beyond the SFRs in the Bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly, or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of a File Select Register (FSRn) and corresponding Indirect File Operand (INDFn). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. Section 4.10 provides a detailed description of the Access RAM.

#### 4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly. Indirect addressing operates using the File Select Registers (FSRn) and corresponding Indirect File Operand (INDFn). The operation of indirect addressing is shown in Section 4.12.

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other RESETS.

Data RAM is available for use as GPR registers by all instructions. The top half of bank 15 (0xF80 to 0xFFF) contains SFRs. All other banks of data memory contain GPR registers, starting with bank 0.


#### 4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-1 and Table 4-2.


The SFRs can be classified into two sets; those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as '0's. See Table 4-1 for addresses for the SFRs.



#### $\ensuremath{\textcircled{}^{\circ}}$ 1999-2013 Microchip Technology Inc.



#### FIGURE 4-7: DATA MEMORY MAP FOR PIC18C252/452

FFFh	TOSU	FDFh	INDF2 <sup>(3)</sup>	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2(3)	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 <sup>(3)</sup>	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 <sup>(3)</sup>	FBCh	CCPR2H	F9Ch	
FFBh	PCLATU	FDBh	PLUSW2 <sup>(3)</sup>	FBBh	CCPR2L	F9Bh	
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	
FF9h	PCL	FD9h	FSR2L	FB9h	—	F99h	_
FF8h	TBLPTRU	FD8h	STATUS	FB8h	—	F98h	—
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	—	F97h	
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	—	F96h	TRISE <sup>(2)</sup>
FF5h	TABLAT	FD5h	T0CON	FB5h	—	F95h	TRISD <sup>(2)</sup>
FF4h	PRODH	FD4h		FB4h	—	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	
FF0h	INTCON3	FD0h	RCON	FB0h	<u> </u>	F90h	
FEFh	INDF0 <sup>(3)</sup>	FCFh	TMR1H	FAFh	SPBRG	F8Fh	
FEEh	POSTINC0 <sup>(3)</sup>	FCEh	TMR1L	FAEh	RCREG	F8Eh	
FEDh	POSTDEC0 <sup>(3)</sup>	FCDh	T1CON	FADh	TXREG	F8Dh	LATE <sup>(2)</sup>
FECh	PREINC0 <sup>(3)</sup>	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD <sup>(2)</sup>
FEBh	PLUSW0 <sup>(3)</sup>	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	—	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	—	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	—	F88h	
FE7h	INDF1 <sup>(3)</sup>	FC7h	SSPSTAT	FA7h	—	F87h	
FE6h	POSTINC1 <sup>(3)</sup>	FC6h	SSPCON1	FA6h	—	F86h	
FE5h	POSTDEC1 <sup>(3)</sup>	FC5h	SSPCON2	FA5h	—	F85h	
FE4h	PREINC1 <sup>(3)</sup>	FC4h	ADRESH	FA4h	—	F84h	PORTE <sup>(2)</sup>
FE3h	PLUSW1 <sup>(3)</sup>	FC3h	ADRESL	FA3h	—	F83h	PORTD <sup>(2)</sup>
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	_	FA0h	PIE2	F80h	PORTA

#### SPECIAL FUNCTION REGISTER MAP **TABLE 4-1:**

Note 1: Unimplemented registers are read as '0'.2: This register is not available on PIC18C2X2 devices.

**3:** This is not a physical register.

#### **TABLE 4-2: REGISTER FILE SUMMARY**

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	_	_	_	Top-of-Stack	Upper Byte (T	OS<20:16>)			0 0000	37
TOSH	Top-of-Stacl	k High Byte (T	OS<15:8>)						0000 0000	37
TOSL	Top-of-Stac	k Low Byte (TC	) S<7:0>)						0000 0000	37
STKPTR	STKFUL	STKUNF	_	Return Stack	Pointer				00-0 0000	38
PCLATU	_	_	_	Holding Regi	ster for PC<20	):16>			0 0000	39
PCLATH	Holding Reg	gister for PC<1	5:8>						0000 0000	39
PCL	PC Low Byt	e (PC<7:0>)							0000 0000	39
TBLPTRU	_	_	bit21 <sup>(2)</sup>	Program Mer	nory Table Po	inter Upper By	te (TBLPTR<	20:16>)	0 0000	57
TBLPTRH	Program Me	emory Table Po	pinter High By	te (TBLPTR<1	5:8>)				0000 0000	57
TBLPTRL	Program Me	emory Table Po	pinter Low Byt	te (TBLPTR<7:	0>)				0000 0000	57
TABLAT	Program Me	emory Table La	atch						0000 0000	57
PRODH	Product Reg	gister High Byt	е						XXXX XXXX	61
PRODL	Product Reg	gister Low Byte	9						XXXX XXXX	61
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	<b>INTOIE</b>	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000 000x	65
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	66
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	67
INDF0	Uses conter	nts of FSR0 to	address data	memory - valu	e of FSR0 not	changed (not	a physical rec	gister)	N/A	50
POSTINC0	Uses conter	nts of FSR0 to	address data	memory - valu	e of FSR0 pos	t-incremented	(not a physic	al register)	N/A	50
POSTDEC0	Uses conter	nts of FSR0 to	address data	memory - valu	e of FSR0 pos	t-decremented	d (not a physic	cal register)	N/A	50
PREINC0	Uses conter	nts of FSR0 to	address data	memory - valu	e of FSR0 pre-	-incremented	not a physica	l register)	N/A	50
PLUSW0		nts of FSR0 to R0 offset by va		memory - valu	e of FSR0 pre-	-incremented	not a physica	l register) -	N/A	50
FSR0H	_	_	_	_	Indirect Data	Memory Add	ress Pointer (	) High Byte	0000	50
FSR0L	Indirect Dat	a Memory Add	ress Pointer 0	Low Byte					XXXX XXXX	50
WREG	Working Re	gister							xxxx xxxx	
INDF1	Uses conter	nts of FSR1 to	address data	memory - valu	e of FSR1 not	changed (not	a physical reg	gister)	N/A	50
POSTINC1	Uses conter	nts of FSR1 to	address data	memory - valu	e of FSR1 pos	t-incremented	(not a physic	al register)	N/A	50
POSTDEC1	Uses conter	nts of FSR1 to	address data	memory - valu	e of FSR1 pos	t-decremented	d (not a physic	cal register)	N/A	50
PREINC1	Uses conter	nts of FSR1 to	address data	memory - valu	e of FSR1 pre-	-incremented	not a physica	I register)	N/A	50
PLUSW1		nts of FSR1 to R1 offset by va		memory - valu	e of FSR1 pre	-incremented	not a physica	l register) -	N/A	50
FSR1H	_	_	_	—	Indirect Data	a Memory Add	ress Pointer 1	High Byte	0000	50
FSR1L	Indirect Dat	a Memory Add	ress Pointer 1	Low Byte					xxxx xxxx	50
BSR	_	_	_	—	Bank Select	Register			0000	49
INDF2	Uses conter	nts of FSR2 to	address data	memory - valu	e of FSR2 not	changed (not	a physical reg	gister)	N/A	50
POSTINC2	Uses conter	nts of FSR2 to	address data	memory - valu	e of FSR2 pos	t-incremented	(not a physic	al register)	N/A	50
POSTDEC2	Uses conter	nts of FSR2 to	address data	memory - valu	e of FSR2 pos	t-decremented	d (not a physic	cal register)	N/A	50
PREINC2	Uses conter	nts of FSR2 to	address data	memory - valu	e of FSR2 pre-	-incremented	not a physica	l register)	N/A	50
PLUSW2	Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register) N/A Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register) - N/A value of FSR2 offset by value in WREG						N/A	50		
FSR2H	_	_	_	_	Indirect Data	Memory Add	ress Pointer 2	2 High Byte	0000	50
FSR2L	Indirect Dat	a Memory Add	ress Pointer 2	2 Low Byte					xxxx xxxx	50
STATUS	_	—	_	Ν	OV	Z	DC	С	x xxxx	52
TMR0H	Timer0 Reg	ister High Byte							0000 0000	95
TMR0L	Timer0 Reg	ister Low Byte							xxxx xxxx	95
T0CON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	93
OSCCON	—	—	—	—	—	—	—	SCS	0	20
LVDCON	_	_	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	175

Legend: x = unknown, u = unchanged, - = unimplemented, g = value depends on condition
Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only, and read '0' in all other oscillator modes.
2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

TABLE 4-2:	REGISTER FILE SUMMARY (CONTINUED)
------------	-----------------------------------

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
WDTCON	-	—	—	—	—	-	_	SWDTE	0	183
RCON	IPEN	LWRT	—	RI	TO	PD	POR	BOR	0q-1 11qq	53, 56, 74
TMR1H	Timer1 Reg	ister High Byte	9	•			•		XXXX XXXX	97
TMR1L	Timer1 Reg	ister Low Byte							xxxx xxxx	97
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	97
TMR2	Timer2 Reg	ister							0000 0000	101
PR2	Timer2 Peri	od Register							1111 1111	102
T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	101
SSPBUF	SSP Receiv	/e Buffer/Trans	smit Register						xxxx xxxx	121
SSPADD	SSP Addres	ss Register in I	I <sup>2</sup> C Slave Mod	le. SSP Baud F	Rate Reload R	egister in I <sup>2</sup> C I	Master Mode.		0000 0000	128
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	116
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	118
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	120
ADRESH	A/D Result	Register High	Byte						xxxx xxxx	171,172
ADRESL	A/D Result	Register Low E	Byte						xxxx xxxx	171,172
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	165
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	166
CCPR1H	Capture/Co	mpare/PWM R	Register1 High	Byte					xxxx xxxx	111, 113
CCPR1L	Capture/Co	mpare/PWM R	Register1 Low	Byte					xxxx xxxx	111, 113
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	107
CCPR2H	Capture/Co	mpare/PWM R	Register2 High	Byte					xxxx xxxx	111, 113
CCPR2L	Capture/Co	mpare/PWM R	Register2 Low	Byte					xxxx xxxx	111, 113
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	107
TMR3H	Timer3 Reg	ister High Byte	9						xxxx xxxx	103
TMR3L	Timer3 Reg	ister Low Byte							xxxx xxxx	103
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	103
SPBRG	USART1 Ba	aud Rate Gene	erator						0000 0000	151
RCREG	USART1 Receive Register							0000 0000	158, 161, 163	
TXREG	USART1 Tr	ansmit Registe	er						0000 0000	156, 159, 162
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	149
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	150

Legend: x = unknown, u = unchanged, - = unimplemented, g = value depends on condition
Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only, and read '0' in all other oscillator modes.
2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

#### **REGISTER FILE SUMMARY (CONTINUED) TABLE 4-2:**

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
IPR2	_	_	_	—	BCLIP	LVDIP	TMR3IP	CCP2IP	1111	73
PIR2	—	—	_	—	BCLIF	LVDIF	TMR3IF	CCP2IF	0000	69
PIE2	_	_	_	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000	71
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	72
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	68
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	70
TRISE	IBF	OBF	IBOV	PSPMODE	_	Data Direction	on bits for PO	RTE	0000 -111	88
TRISD	Data Directi	on Control Re	gister for POR	TD					1111 1111	85
TRISC	Data Direction Control Register for PORTC								1111 1111	83
TRISB	Data Direction Control Register for PORTB								1111 1111	80
TRISA	_	TRISA6 <sup>(1)</sup>	Data Directi	Data Direction Control Register for PORTA						77
LATE	-	—	_	—	-		E Data Latch, E Data Latch		xxx	87
LATD	Read PORT	D Data Latch,	Write PORTE	Data Latch	•				xxxx xxxx	85
LATC	Read PORT	C Data Latch,	Write PORTO	C Data Latch					xxxx xxxx	83
LATB	Read PORT	B Data Latch,	Write PORTE	B Data Latch					xxxx xxxx	80
LATA	_	LATA6 <sup>(1)</sup>	Read PORT	A Data Latch, V	Write PORTA	Data Latch <sup>(1)</sup>			-xxx xxxx	77
PORTE	Read PORTE pins, Write PORTE Data Latch							000	87	
PORTD	Read PORTD pins, Write PORTD Data Latch								xxxx xxxx	85
PORTC	Read PORTC pins, Write PORTC Data Latch								xxxx xxxx	83
PORTB	Read PORT	B pins, Write	PORTB Data	Latch					xxxx xxxx	80
PORTA	—	RA6 <sup>(1)</sup>	Read PORT	A pins, Write P	ORTA Data La	atch <sup>(1)</sup>			-x0x 0000	77

Legend: x = unknown, u = unchanged, - = unimplemented, g = value depends on condition
Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only, and read '0' in all other oscillator modes.
2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

#### 4.10 Access Bank

The Access Bank is an architectural enhancement, which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- Intermediate computational values
- · Local variables of subroutines
- Faster context saving/switching of variables
- Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 128 bytes in Bank 15 (SFRs) and the lower 128 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 4-6 and Figure 4-7 indicate the Access RAM areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted by the 'a' bit (for access bit).

When forced in the Access Bank (a = '0'), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function registers, so that these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

#### 4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's, and writes will have no effect.


A MOVLB instruction has been provided in the instruction set to assist in selecting banks.

If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 4.12 provides a description of indirect addressing, which allows linear addressing of the entire RAM space.



#### FIGURE 4-8: DIRECT ADDRESSING

#### 4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An FSR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-9 shows the operation of indirect addressing. This shows the moving of the value to the data memory address, specified by the value of the FSR register.

Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = '0'), will read 00h. Writing to the INDF register indirectly, results in a no operation. The FSR register contains a 12-bit address, which is shown in Figure 4-10.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 4-4 shows a simple use of indirect addressing to clear the RAM in Bank1 (locations 100h-1FFh) in a minimum number of instructions.

#### EXAMPLE 4-4: HOW TO CLEAR RAM (BANK1) USING INDIRECT ADDRESSING

FSR0, 0x100 POSTINC0	; ; Clear INDF register ; & inc pointer
FSROH, 1 NEXT	; All done w/ Bank1? ; NO, clear next ; YES, continue

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bit wide. To store the 12-bits of addressing information, two 8-bit registers are required. These indirect addressing registers are:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data.

If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used. If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the STATUS bits are not affected.

#### 4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) - PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the STATUS register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.


Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a stack pointer, in addition to its uses for table operations in data memory.


Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.

If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (STATUS bits are not affected). If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or post-increment/decrement functions.

#### FIGURE 4-9: INDIRECT ADDRESSING OPERATION







#### 4.13 STATUS Register

The STATUS register, shown in Register 4-2, contains the arithmetic status of the ALU. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits from the STATUS register. For other instructions not affecting any status bits, see Table 19-2.

Note:	The C and DC bits operate as a borrow and
	digit borrow bit respectively, in subtraction.

#### REGISTER 4-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	N	OV	Z	DC	С
bit 7							bit 0

#### bit 7-5 Unimplemented: Read as '0'

bit 4 N: Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative, (ALU MSB = 1).

- 1 = Result was negative
- 0 = Result was positive

bit 3 <b>OV:</b> Overflow bit
-------------------------------

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state.

- 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
- 0 = No overflow occurred

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

#### bit 1 DC: Digit carry/borrow bit

For ADDWF, ADDLW, SUBLW, and SUBWF instructions

1 = A carry-out from the 4th low order bit of the result occurred

- 0 = No carry-out from the 4th low order bit of the result
- **Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the bit 4 or bit 3 of the source register.

#### bit 0 **C:** Carry/borrow bit

For ADDWF, ADDLW, SUBLW, and SUBWF instructions

- 1 = A carry-out from the Most Significant bit of the result occurred
- 0 = No carry-out from the Most Significant bit of the result occurred
- **Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 4.13.1 RCON REGISTER

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device RESET. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

# Note 1: If the BOREN configuration bit is set (Brown-out Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brown-out Reset has occurred, the BOR bit will be clear and must be set by firmware to indicate the occurrence of the next Brown-out Reset. If the BOREN configuration bit is clear (Brown-out Reset disabled), BOR is unknown after Power-on Reset and Brown-out Reset conditions. 2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on

Resets may be detected.

#### REGISTER 4-3: RCON REGISTER

R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
IPEN	LWRT	—	RI	TO	PD	POR	BOR
bit 7							bit 0

bit 7 <b>IPEN:</b> Interrupt Priority Enable bit
--

- 1 = Enable priority levels on interrupts
- 0 = Disable priority levels on interrupts (16CXXX compatibility mode)
- bit 6 LWRT: Long Write Enable bit
  - 1 = Enable TBLWT to internal program memory
    - Once this bit is set, it can only be cleared by a POR or MCLR Reset.
  - 0 = Disable TBLWT to internal program memory; TBLWT only to external program memory
- bit 5 Unimplemented: Read as '0'
- bit 4 **RI:** RESET Instruction Flag bit
  - 1 = The RESET instruction was not executed
  - The RESET instruction was executed causing a device RESET (must be set in software after a Brown-out Reset occurs)
- bit 3 TO: Watchdog Time-out Flag bit
  - 1 = After power-up, CLRWDT instruction, or SLEEP instruction
  - 0 = A WDT time-out occurred
- bit 2 **PD**: Power-down Detection Flag bit
  - 1 = After power-up or by the CLRWDT instruction
  - 0 = By execution of the SLEEP instruction
- bit 1 **POR:** Power-on Reset Status bit
  - 1 = A Power-on Reset has not occurred
  - 0 = A Power-on Reset occurred
    - (must be set in software after a Power-on Reset occurs)
- bit 0 **BOR:** Brown-out Reset Status bit
  - 1 = A Brown-out Reset has not occurred
  - 0 = A Brown-out Reset occurred
    - (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

NOTES:

## 5.0 TABLE READS/TABLE WRITES

Enhanced devices have two memory spaces: the program memory space and the data memory space. The program memory space is 16-bits wide, while the data memory space is 8 bits wide. Table Reads and Table Writes have been provided to move data between these two memory spaces through an 8-bit register (TABLAT).


The operations that allow the processor to move data between the data and program memory spaces are:

- Table Read (TBLRD)
- Table Write (TBLWT)


Table Read operations retrieve data from program memory and place it into the data memory space. Figure 5-1 shows the operation of a Table Read with program and data memory.

Table Write operations store data from the data memory space into program memory. Figure 5-2 shows the operation of a Table Write with program and data memory.

Table operations work with byte entities. A table block containing data is not required to be word aligned, so a table block can start and end at any byte address. If a Table Write is being used to write an executable program to program memory, program instructions will need to be word aligned.



#### FIGURE 5-2: TABLE WRITE OPERATION



#### 5.1 Control Registers

Several control registers are used in conjunction with the  ${\tt TBLRD}$  and  ${\tt TBLWT}$  instructions. These include the:

- TBLPTR registers
- TABLAT register
- RCON register

#### 5.1.1 RCON REGISTER

The LWRT bit specifies the operation of Table Writes to internal memory when the VPP voltage is applied to the MCLR pin. When the LWRT bit is set, the controller continues to execute user code, but long Table Writes are allowed (for programming internal program memory) from user mode. The LWRT bit can be cleared only by performing either a POR or MCLR Reset.

#### REGISTER 5-1: RCON REGISTER (ADDRESS: FD0h)

R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
IPEN	LWRT	—	RI	TO	PD	POR	BOR
bit 7							bit 0

	bit 7	<b>IPEN:</b>	Interrupt	Prioritv	Enable bit
--	-------	--------------	-----------	----------	------------

- 1 = Enable priority levels on interrupts
- 0 = Disable priority levels on interrupts (16CXXX compatibility mode)
- bit 6 LWRT: Long Write Enable bit
  - 1 = Enable TBLWT to internal program memory
  - 0 = Disable TBLWT to internal program memory.
  - Note:Only cleared on a POR or MCLR Reset.This bit has no effect on TBLWTs to external program memory.
- bit 5 Unimplemented: Read as '0'
- bit 4 RI: RESET Instruction Flag bit
  - 1 = No RESET instruction occurred
    - 0 = A RESET instruction occurred
- bit 3 TO: Time-out bit
  - 1 = After power-up, CLRWDT instruction, or SLEEP instruction
  - 0 = A WDT time-out occurred
- bit 2 **PD:** Power-down bit
  - 1 = After power-up or by the CLRWDT instruction
  - 0 = By execution of the SLEEP instruction
- bit 1 POR: Power-on Reset Status bit
  - 1 = No Power-on Reset occurred
  - 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
- bit 0 BOR: Brown-out Reset Status bit
  - 1 = No Brown-out Reset or POR Reset occurred
  - 0 = A Brown-out Reset or POR Reset occurred
    - (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 5.1.2 TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8-bit data during data transfers between program memory and data memory.

#### 5.1.3 TBLPTR - TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers (Table Pointer Upper Byte, High Byte and Low Byte). These three registers (TBLPTRU:TBLPTRH:TBLPTRL) join to form a 22-bit wide pointer. The lower 21-bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The Table Pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways, based on the table operation. These operations are shown in Table 5-1. These operations on the TBLPTR only affect the lower 21-bits.

#### TABLE 5-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

#### 5.2 Internal Program Memory Read/ Writes

#### 5.2.1 TABLE READ OVERVIEW (TBLRD)

The TBLRD instructions are used to read data from program memory to data memory.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TAB-LAT. In addition, TBLPTR can be modified automatically for the next Table Read operation.

Table Reads from program memory are performed one byte at a time. The instruction will load TABLAT with the one byte from program memory pointed to by TBLPTR.

#### 5.2.2 INTERNAL PROGRAM MEMORY WRITE BLOCK SIZE


The internal program memory of PIC18CXXX devices is written in blocks. For PIC18CXX2 devices, the write block size is 2 bytes. Consequently, Table Write operations to internal program memory are performed in pairs, one byte at a time. When a Table Write occurs to an even program memory address (TBLPTR<0> = 0), the contents of TABLAT are transferred to an internal holding register. This is performed as a short write and the program memory block is not actually programmed at this time. The holding register is not accessible by the user.

When a Table Write occurs to an odd program memory address (TBLPTR<0>=1), a long write is started. During the long write, the contents of TABLAT are written to the high byte of the program memory block and the contents of the holding register are transferred to the low byte of the program memory block.

Figure 5-3 shows the holding register and the program memory write blocks.

If a single byte is to be programmed, the low (even) byte of the destination program word should be read using TBLRD\*, modified or changed, if required, and written back to the same address using TBLWT\*+. The high (odd) byte should be read using TBLRD\*, modified or changed if required, and written back to the same address using TBLWT. A write to the odd address will cause a long write to begin. This process ensures that existing data in either byte will not be changed unless desired.

#### FIGURE 5-3: HOLDING REGISTER AND THE WRITE BLOCK



#### 5.2.2.1 Operation

The long write is what actually programs words of data into the internal memory. When a TBLWT to the MSB of the write block occurs, instruction execution is halted. During this time, programming voltage and the data stored in internal latches is applied to program memory.

For a long write to occur:

- 1. MCLR/VPP pin must be at the programming voltage
- 2. LWRT bit must be set
- 3. TBLWT to the address of the MSB of the write block

If the LWRT bit is clear, a short write will occur and program memory will not be changed. If the TBLWT is not to the MSB of the write block, then the programming phase is not initiated.

Setting the LWRT bit enables long writes when the MCLR pin is taken to VPP voltage. Once the LWRT bit is set, it can be cleared only by performing a POR or MCLR Reset.

To ensure that the memory location has been well programmed, a minimum programming time is required. The long write can be terminated after the programming time has expired by a RESET or an interrupt. Having only one interrupt source enabled to terminate the long write ensures that no unintended interrupts will prematurely terminate the long write.

#### 5.2.2.2 Sequence of Events

The sequence of events for programming an internal program memory location should be:

- 1. Enable the interrupt that terminates the long write. Disable all other interrupts.
- 2. Clear the source interrupt flag.
- 3. If Interrupt Service Routine execution is desired when the device wakes, enable global interrupts.
- 4. Set LWRT bit in the RCON register.
- 5. Raise MCLR/VPP pin to the programming voltage, VPP.
- 6. Clear the WDT (if enabled).
- 7. Set the interrupt source to interrupt at the required time.
- 8. Execute the Table Write for the lower (even) byte. This will be a short write.
- 9. Execute the Table Write for the upper (odd) byte. This will be a long write. The microcontroller will then halt internal operations. (This is not the same as SLEEP mode, as the clocks and peripherals will continue to run.) The interrupt will cause the microcontroller to resume operation.
- 10. If GIE was set, service the interrupt request.
- 11. Lower MCLR/VPP pin to VDD.
- 12. Verify the memory location (Table Read).

#### 5.2.3 INTERRUPTS

The long write must be terminated by a RESET or any interrupt.

The interrupt source must have its interrupt enable bit set. When the source sets its interrupt flag, programming will terminate. This will occur, regardless of the settings of interrupt priority bits, the GIE/GIEH bit, or the PIE/GIEL bit. Depending on the states of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit, program execution can either be vectored to the high or low priority Interrupt Service Routine (ISR), or continue execution from where programming commenced.

In either case, the interrupt flag will not be cleared when programming is terminated and will need to be cleared by the software.

#### TABLE 5-2: LONG WRITE EXECUTION, INTERRUPT ENABLE BITS AND INTERRUPT RESULTS

GIE/ GIEH	PIE/ GIEL	Priority	Interrupt Enable	Interrupt Flag	Action
Х	Х	х	0 (default)	Х	Long write continues even if interrupt flag becomes set.
х	х	х	1	0	Long write continues, will resume operations when the interrupt flag is set.
0 (default)	0 (default)	х	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
0 (default)	1	1 high priority (default)	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
1	0 (default)	0 Iow	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
0 (default)	1	0 Iow	1	1	Terminates long write, branches to low priority interrupt vector. Interrupt flag can be cleared by ISR.
1	0 (default)	1 high priority (default)	1	1	Terminates long write, branches to high priority interrupt vector. Interrupt flag can be cleared by ISR.

#### 5.2.4 UNEXPECTED TERMINATION OF WRITE OPERATIONS

If a write is terminated by an unplanned event such as loss of power, an unexpected RESET, or an interrupt that was not disabled, the memory location just programmed should be verified and reprogrammed if needed.

NOTES:

## 6.0 8 X 8 HARDWARE MULTIPLIER

#### 6.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18CXX2 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register. Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 6-1 shows a performance comparison between enhanced devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 μs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 μs	
40 · · · 40 · · · · · · · · · · · ·	Without hardware multiply	21	242	24.2 μs	96.8 μs	242 μs	
16 x 16 unsigned	Hardware multiply	24	24	2.4 μs	9.6 μs	24 μs	
10 × 10 signad	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	36	36	3.6 μs	14.4 μs	36 μs	

### TABLE 6-1: PERFORMANCE COMPARISON

### 6.2 Operation

Example 6-1 shows the sequence to do an  $8 \times 8$  unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 6-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 6-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

#### EXAMPLE 6-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1,	W	
MULWF	ARG2		; ARG1 * ARG2 ->
			; PRODH:PRODL
BTFSC	ARG2,	SB	; Test Sign Bit
SUBWF	PRODH,	F	; PRODH = PRODH
			; - ARG1
MOVF	ARG2,	W	
BTFSC	ARG1,	SB	; Test Sign Bit
SUBWF	PRODH,	F	; PRODH = PRODH
			; – ARG2

Example 6-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 6-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

#### EQUATION 6-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L

- $(ARG1H \bullet ARG2H \bullet 2^{16}) +$  $(ARG1H \bullet ARG2L \bullet 2^{8}) +$  $(ARG1L \bullet ARG2H \bullet 2^{8}) +$ 
  - (ARG1L ARG2L)

#### EXAMPLE 6-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L,	W		
	MULWF	ARG2L		;	ARG1L * ARG2L ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES1	;	
	MOVFF	PRODL,	RES0	;	
;					
	MOVF	ARG1H,	W		
	MULWF	ARG2H		;	ARG1H * ARG2H ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES3	;	
	MOVFF	PRODL,	RES2	;	
;					
	MOVF	ARG1L,	W		
	MULWF	ARG2H		;	ARG1L * ARG2H ->
				;	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF	RES1,	F	;	Add cross
	MOVF	PRODH,	W	;	products
	ADDWFC	RES2,	F	;	
	CLRF	WREG,	F	;	
	ADDWFC	RES3,	F	;	
;					
	MOVF	ARG1H,	W	;	
	MULWF	ARG2L		;	ARG1H * ARG2L ->
				;	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF	RES1,		;	Add cross
	MOVF	PRODH,	W	;	products
	ADDWFC	RES2,	F	;	
	CLRF	WREG,	F	;	
	ADDWFC	RES3,	F	;	

Example 6-4 shows the sequence to do a 16 x 16 signed multiply. Equation 6-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pairs' Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EQUATION 6-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

= ARG1H:ARG1L • ARG2H:ARG2L = (ARG1H • ARG2H • 2<sup>16</sup>)+ (ARG1H • ARG2L • 2<sup>8</sup>)+ (ARG1L • ARG2L • 2<sup>8</sup>)+ (ARG1L • ARG2L)+ (-1 • ARG2L

```
(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})
```

#### EXAMPLE 6-4: 16 x 16 SIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, V	W		
	MULWF	ARG2L		;	ARG1L * ARG2L ->
				;	PRODH: PRODL
	MOVFF	PRODH, H	RES1	;	
	MOVFF	PRODL, H	RESO	;	
;					
	MOVF	ARG1H, V	W		
	MULWF	ARG2H		;	ARG1H * ARG2H ->
					PRODH: PRODL
	MOVFF	PRODH, H	RES3	;	
	MOVFF	PRODL, H			
;		111022, 1		'	
'	MOVF	ARG1L, V	TAT		
	MULWF	ARG11, ARG2H			ARG1L * ARG2H ->
	HOLWI	AICOZII			PRODH: PRODL
	MOVF	ז זמספת	TAT		PRODITIPRODE
	ADDWF	PRODL, N RES1, N		;	Add cross
	MOVF	PRODH, V			products
	ADDWFC	RES2, I		;	
	CLRF	WREG, I		;	
	ADDWFC	RES3, I	F.	;	
;	MOTE	100111			
	MOVF	ARG1H, V	W	;	
	MULWF	ARG2L			ARG1H * ARG2L ->
					PRODH: PRODL
	MOVF	PRODL, V		;	
	ADDWF	RES1, I			Add cross
	MOVF	PRODH, V		;	products
	ADDWFC	RES2, F		;	
	CLRF	WREG, F		;	
	ADDWFC	RES3, F		;	
;					
	BTFSS			;	ARG2H:ARG2L neg?
	BRA	SIGN_ARG		;	no, check ARG1
	MOVF	ARG1L, V	W	;	
	SUBWF	RES2		;	
	MOVF	ARG1H, V	W	;	
	SUBWFB	RES3			
;					
SI	GN_ARG1				
	BTFSS	ARG1H,			ARG1H:ARG1L neg?
	BRA	CONT_COI	DE	;	no, done
	MOVF	ARG2L, V	W	;	
	SUBWF	RES2		;	
	MOVF	ARG2H, V	W	;	
	SUBWFB	RES3			
;					
CO	NT_CODE				
	:				

## 7.0 INTERRUPTS

The PIC18CXX2 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level, or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- · Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC<sup>®</sup> mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.


When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH, or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.





### 7.1 INTCON Registers

The INTCON Registers are readable and writable registers, which contains various enable, priority, and flag bits.

#### REGISTER 7-1: INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W->
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF
bit 7							bit
GIE/GIEH: O When IPEN	Global Interrup = 0:	t Enable bit					
1 = Enables	all unmasked all interrupts	interrupts					
1 = Enables	all high priorit						
	Peripheral Inte		e bit				
	all unmasked all peripheral <u>= 1:</u>		terrupts				
	all low priority all low priority						
TMROIE: TM	IR0 Overflow I	nterrupt Ena	ble bit				
	the TMR0 ove the TMR0 ove		•				
INTOIE: INTO	DExternal Inte	rrupt Enable	bit				
	the INT0 extents the INT0 extent						
RBIE: RB P	ort Change Int	errupt Enabl	e bit				
	the RB port cl the RB port c						
TMR0IF: TM	IR0 Overflow I	nterrupt Flag	g bit				
	gister has ove gister did not	•	st be cleare	ed in softwa	re)		
INTOIF: INTO	External Inte	rrupt Flag bi	t				
	0 external inte 0 external inte	•	•	cleared in	software)		
RBIF: RB Po	ort Change Int	errupt Flag b	oit				
	one of the RB7 the RB7:RB4		0	`	cleared in	software)	
Legend:							
R = Readabl		W = Writal		•		t, read as '(	
- n = Value a	t POR reset	'1' = Bit is	set	'0' = Bit is o	cleared	x = Bit is ur	known

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### REGISTER 7-2: INTCON2 REGISTER

- n = Value at POR reset

			-					
	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	—	RBIP
	bit 7							bit 0
bit 7	RBPU: PO	ORTB Pull-up	Enable bit					
		ORTB pull-ups						
		B pull-ups ar	•	•	ort latch valu	les		
bit 6		External Inte		Select bit				
		upt on rising e upt on falling (	•					
bit 5		: External Inte	0	Select hit				
bit 5		upt on rising e						
		upt on falling						
bit 4	INTEDG2	: External Inte	errupt2 Edge	Select bit				
		upt on rising e						
	0 = Interro	upt on falling	edge					
bit 3	Unimpler	nented: Read	d as '0'					
bit 2	TMR0IP:	TMR0 Overflo	ow Interrupt F	Priority bit				
	1 = High	,						
	0 = Low p	-						
bit 1	-	nented: Read						
bit 0		Port Change	Interrupt Pri	ority bit				
	1 = High p 0 = Low p	,						
	0 <b>– LOW</b> P	nonty						
	Legend:							
	R = Read	able bit	W = W	ritable bit	U = Unim	plemented bi	t, read as '(	o'
							.,	-

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

#### **REGISTER 7-3:** INTCON3 REGISTER

bit

bit

bit bit

bit

bit bit

bit

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF
bit 7							bit
INT2IP: IN	T2 External Ir	nterrupt Prio	rity bit				
1 = High pr 0 = Low pri	•						
INT1IP: IN	T1 External Ir	nterrupt Prio	rity bit				
1 = High pr 0 = Low pri	iority	·					
Unimplem	ented: Read	as '0'					
INT2IE: IN	T2 External Ir	nterrupt Ena	ble bit				
	s the INT2 ex s the INT2 ex						
INT1IE: IN	T1 External Ir	nterrupt Ena	ble bit				
	s the INT1 ex s the INT1 ex						
Unimplem	ented: Read	as '0'					
INT2IF: IN	T2 External Ir	nterrupt Flag	bit				
(must b	Γ2 external in e cleared in s Γ2 external in	software)					
INT1IF: IN	T1 External Ir	terrupt Flag	bit				
1 = The IN (must b	Γ1 external in e cleared in s Γ1 external in	terrupt occu software)	rred				
Legend:							
R = Reada	ble bit	W = Wr	itable bit	U = Unimp	lemented	bit, read as	'0'
	at POR reset	t '1' = Bit	is set	'0' = Bit is	cleared	x = Bit is ι	Inknown

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### 7.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Flag Registers (PIR1, PIR2).

- **Note 1:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON<7>).
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

## REGISTER 7-4: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 (PIR1)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W			
PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR			
bit 7										
	arallel Slave Po		•	0						
	d or a write ope ad or write has		aken place (	must be cle	eared in soft	tware)				
ADIF: A/D	Converter Inte	errupt Flag b	bit							
	D conversion co /D conversion is	• •		red in softwa	are)					
	ART Receive Ir									
1 = The U	SART receive b SART receive l	ouffer, RCR	EG, is full (c	leared whei	n RCREG i	s read)				
TXIF: US/	ART Transmit Ir	nterrupt Flag	g bit							
	SART transmit SART transmit		-	y (cleared v	vhen TXRE	G is written	)			
SSPIF: M	aster Synchron	ous Serial F	Port Interrup	t Flag bit						
	ansmission/rec ig to transmit/re		mplete (mus	t be cleared	d in softwar	e)				
CCP1IF: (	CCP1 Interrupt	Flag bit								
Capture n										
	R1 register capt /IR1 register ca			cleared in s	oftware)					
<u>Compare</u>			ieu							
	R1 register com	pare match	occurred (n	nust be clea	ared in softw	vare)				
	/IR1 register co	mpare mato	ch occurred							
PWM mod Unused in	<u>de:</u> 1 this mode									
	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit									
	1 = TMR2 to PR2 match occurred (must be cleared in software)									
0 <b>= No TN</b>	IR2 to PR2 mat	tch occurre	d							
	TMR1 Overflow	-	-							
	register overflo register did not		be cleared i	n software)						
Legend:										
Legenu.										
R = Read	ahla hit	W = Writ	ahla hit		anlamontad	bit, read as	· 'O'			

REGISTER 7-5:	PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 (PIR2)	
REGISTER 7-5.	FERIFIERAL INTERROFT REQUEST (FLAG) REGISTER 2 (FIR2)	

- n = Value at POR reset '1' = Bit is set

				•	•	•					
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—		—	—	BCLIF	LVDIF	TMR3IF	CCP2IF			
	bit 7							bit 0			
bit 7-4	Unimpleme	ented: Read	as '0'								
bit 3	BCLIF: Bus	Collision Int	terrupt Flag l	bit							
			•	e cleared in	software)						
		collision occ									
bit 2		Voltage Det	•	•							
		0		l (must be cl		,					
L 14 A		-		Low Voltage	Detect inp	point					
bit 1		MR3 Overflov	-	-	n aaftwara)						
		egister oven		be cleared i	n sonware)						
bit 0		CPx Interrup									
bit 0	Capture mo	•	thag bit								
	$1 = A TMR^2$	I register cap	oture occurre	ed (must be o	cleared in so	oftware)					
		R1 register c	apture occur	red							
		Compare mode:									
		<ul> <li>1 = A TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> </ul>									
	0 = NO T MF PWM mode	•	ompare mate	ch occurred							
	Unused in t	_									
	Legend:										
	R = Readal	ble bit	W = Writ	able bit	U = Unim	olemented	bit, read as	'0'			

'0' = Bit is cleared

x = Bit is unknown

#### 7.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable Registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

#### REGISTER 7-6: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (PIE1)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	
	bit 7							bit 0	
bit 7					pt Enable bit				
	<ul> <li>1 = Enables the PSP read/write interrupt</li> <li>0 = Disables the PSP read/write interrupt</li> </ul>								
bit 6		Converter Ir							
		s the A/D in	•						
	0 = Disable	es the A/D ir	nterrupt						
bit 5	RCIE: USA	RT Receive	e Interrupt E	nable bit					
		s the USAR							
h:+ 4		es the USAF		•					
bit 4		RT Transmi s the USAR							
		s the USAR							
bit 3	SSPIE: Ma	ster Synchr	onous Seria	l Port Interr	upt Enable bit				
		s the MSSP							
		es the MSSF							
bit 2		CP1 Interru		it					
		s the CCP1 is the CCP1	-						
bit 1		MR2 to PR2	•	rrunt Enable	- hit				
bit i		s the TMR2		•					
		es the TMR2							
bit 0	TMR1IE: T	MR1 Overflo	ow Interrupt	Enable bit					
		s the TMR1							
	0 = Disable	es the TMR1	overflow in	iterrupt					
	Legend:							]	
	R = Reada	hla hit	\\/ \\	/ritable bit	U = Unimple	omontad hi	it read as "	<b>ר</b> י	
	- n = Value			Bit is set	0 = 0 minipi		x = Bit is ur		
	- n = value	al FUR	I = D	IL IS SEL	U = DILISC	lealeu	x = Dit is uf	INTOWN	

## REGISTER 7-7: PERIPHERAL INTERRUPT ENABLE REGISTER 2 (PIE2)

	U-0 I	J-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	_	—	—	BCLIE	LVDIE	TMR3IE	CCP2IE			
	bit 7							bit 0			
bit 7-4	Unimplemente	Unimplemented: Read as '0'									
bit 3	BCLIE: Bus Col	BCLIE: Bus Collision Interrupt Enable bit									
	1 = Enabled										
	0 = Disabled										
bit 2 LVDIE: Low Voltage Detect Interrupt Enable bit											
	1 = Enabled										
	0 = Disabled										
bit 1	TMR3IE: TMR3 Overflow Interrupt Enable bit										
	1 = Enables the TMR3 overflow interrupt										
	0 = Disables the TMR3 overflow interrupt										
bit 0	CCP2IE: CCP2 Interrupt Enable bit										
	1 = Enables the CCP2 interrupt										
	0 = Disables the CCP2 interrupt										
	Legend:										
	R = Readable b	$R = Readable bit \qquad W = Writable bit \qquad U = Unimplemented bit, read as '0'$									
	- n = Value at POR $'1'$ = Bit is set $'0'$ = Bit is cleared x = Bit is unknown										

#### 7.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority Registers (IPR1, IPR2). The operation of the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

#### REGISTER 7-8: PERIPHERAL INTERRUPT PRIORITY REGISTER 1 (IPR1)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP		
	bit 7							bit 0		
bit 7	PSPIP: Pai	PIP: Parallel Slave Port Read/Write Interrupt Priority bit								
	1 = High pr 0 = Low pri	-								
bit 6	ADIP: A/D Converter Interrupt Priority bit									
	1 = High priority									
	0 = Low priority									
bit 5	RCIP: USART Receive Interrupt Priority bit									
	1 = High priority									
bit 4	<ul> <li>0 = Low priority</li> <li>TXIP: USART Transmit Interrupt Priority bit</li> </ul>									
DIL 4			i mienupi Pi	IONLY DI						
	1 = High pr 0 = Low pri									
bit 3	SSPIP: Master Synchronous Serial Port Interrupt Priority bit									
	1 = High pr	-								
	0 = Low pri	•								
bit 2	CCP1IP: CCP1 Interrupt Priority bit									
	1 = High pr	•								
bit 1	<ul> <li>0 = Low priority</li> <li>TMR2IP: TMR2 to PR2 Match Interrupt Priority bit</li> </ul>									
	1 = High priority									
	0 = Low pri	•								
bit 0	TMR1IP: TMR1 Overflow Interrupt Priority bit									
	1 = High priority									
	0 = Low pri	ority								
	Legend:									
	R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0'									
	-n = Value			it is set		s cleared	x = Bit is u			
	$- \Pi = value$	al FUN	i = Di	11 13 301	$\mathbf{U} = \mathbf{D}\mathbf{U}$	sueareu	x = Dit is u			

						· /					
	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1			
	—	_	_	—	BCLIP	LVDIP	TMR3IP	CCP2IP			
	bit 7	·					•	bit 0			
bit 7-4	Unimplement	ed: Read	as '0'								
bit 3	BCLIP: Bus C	ollision In	terrupt Prior	rity bit							
	1 = High priori 0 = Low priorit	•									
bit 2	LVDIP: Low Voltage Detect Interrupt Priority bit										
	1 = High priority										
	0 = Low priorit	У									
bit 1	TMR3IP: TMR	3 Overflo	w Interrupt	Priority bit							
	1 = High priority										
	0 = Low priorit	-									
bit 0	CCP2IP: CCP	•	t Priority bit	t							
	1 = High priori	-									
	0 = Low priorit	У									
	Legend:										
	R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0'										
	- n = Value at	POR	'1' = Bi	t is set	'0' = Bit is	s cleared	x = Bit is u	nknown			

# REGISTER 7-9: PERIPHERAL INTERRUPT PRIORITY REGISTER 2 (IPR2)

# 7.5 RCON Register

The RCON register contains the bit which is used to enable prioritized interrupts (IPEN).

- n = Value at POR reset

### REGISTER 7-10: RCON REGISTER

	R/W-0	R/W-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0	
	IPEN	LWRT	_	RI	TO	PD	POR	BOR	
	bit 7							bit 0	
bit 7	IPEN: Inte	rrupt Priority	Enable bit						
		e priority leve le priority leve			( compatibili	ty mode)			
bit 6	LWRT: Lor	ng Write Enal	ble bit						
	For details	of bit operati	ion, see Regi	ster 4-3					
bit 5	Unimplem	nented: Read	l as '0'						
bit 4	RI: RESET Instruction Flag bit								
	For details of bit operation, see Register 4-3								
bit 3	TO: Watchdog Time-out Flag bit								
	For details of bit operation, see Register 4-3								
bit 2	PD: Power-down Detection Flag bit								
	For details of bit operation, see Register 4-3								
bit 1	<b>POR:</b> Power-on Reset Status bit								
	For details	of bit operat	ion, see Regi	ster 4-3					
bit 0	BOR: Brow	wn-out Reset	Status bit						
	For details of bit operation, see Register 4-3								
	Logondi							]	
	Legend:							01	
	R = Reada	adie dit	vv = vvr	itable bit	U = Unimp	plemented	bit, read as '	U	

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

### 7.6 INT0 Interrupt

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge triggered: either rising, if the corresponding INTEDGx bit is set in the INTCON2 register, or falling, if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxE. Flag bit INTxF must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from SLEEP, if bit INTxE was set prior to going into SLEEP. If the global interrupt enable bit GIE set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

### 7.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit TMR0IF. In 16-bit mode, an overflow (FFFFh  $\rightarrow$  0000h) in the TMR0H:TMR0L registers will set flag bit TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit TOIE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMR0IP (INTCON2<2>). See Section 8.0 for further details on the Timer0 module.

### 7.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB Interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

### 7.9 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 7-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

MOVWF	W_TEMP	; W_TEMP is in virtual bank
MOVFF	STATUS, STATUS_TEMP	; STATUS_TEMP located anywhere
MOVFF	BSR, BSR_TEMP	; BSR located anywhere
;		
; USER	ISR CODE	
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS TEMP, STATUS	; Restore STATUS
	—	

NOTES:

# 8.0 I/O PORTS

Depending on the device selected, there are either five ports, or three ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The data latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

### 8.1 PORTA, TRISA and LATA Registers

PORTA is a 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Note:	On a Power-on Reset, these pins are con-
	figured as digital inputs.

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register reads and writes the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

The other PORTA pins are multiplexed with analog inputs and the analog VREF+ and VREF- inputs. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.


The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

### EXAMPLE 8-1: INITIALIZING PORTA


CLRF PORTA	; Initialize PORTA by ; clearing output
	; data latches
CLRF LATA	; Alternate method
	; to clear output
	; data latches
MOVLW 0x07	; Configure A/D
MOVWF ADCON1	; for digital inputs
MOVLW 0xCF	; Value used to
	; initialize data
	; direction
MOVWF TRISA	; Set RA<3:0> as inputs
	; RA<5:4> as outputs


FIGURE 8-1:

#### BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS









### TABLE 8-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input.
RA1/AN1	bit1	TTL	Input/output or analog input.
RA2/AN2/VREF-	bit2	TTL	Input/output or analog input or VREF
RA3/AN3/VREF+	bit3	TTL	Input/output or analog input or VREF+.
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0. Output is open drain type.
RA5/SS/AN4/LVDIN	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input, or low voltage detect input.
OSC2/CLKO/RA6	bit6	TTL	OSC2 or clock output or I/O pin.

Legend: TTL = TTL input, ST = Schmitt Trigger input

### TABLE 8-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
LATA		Latch A	atch A Data Output Register						xx xxxx	uu uuuu
TRISA		PORTA	ORTA Data Direction Register						11 1111	11 1111
ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

 $\ensuremath{\textcircled{}^\circ}$  1999-2013 Microchip Technology Inc.

### 8.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Note:	On a Power-on Reset, these pins are con-
	figured as digital inputs.

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register reads and writes the latched output value for PORTB.

#### EXAMPLE 8-2: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by ; clearing output
CLRF	LATB	; data latches ; Alternate method
-		; to clear output
MOTTL	007	; data latches
MOVLW	UXCF	; Value used to ; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit  $\overrightarrow{\text{RBPU}}$  (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins, RB7:RB4, have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:


- a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.


RB3 can be configured by the configuration bit CCP2MX as the alternate peripheral pin for the CCP2 module (CCP2MX = '0').






Note 1: I/O pins have diode protection to VDD and VSS.
2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit (INTCON2<7>).









Name	Bit#	Buffer	Function
RB0/INT0	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input1. Internal software programmable weak pull-up.
RB1/INT1	bit1	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input2. Internal software programmable weak pull-up.
RB2/INT2	bit2	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input3. Internal software programmable weak pull-up.
RB3/CCP2 <sup>(3)</sup>	bit3	TTL/ST <sup>(4)</sup>	Input/output pin. Capture2 input/Compare2 output/PWM output when CCP2MX configuration bit is enabled. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

### TABLE 8-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: A device configuration bit selects which I/O pin the CCP2 pin is multiplexed on.

4: This buffer is a Schmitt Trigger input when configured as the CCP2 input.

TABLE 8-4:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTB	

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
LATB	LATB Data Output Register									
TRISB	PORTB Data Direction Register								1111 1111	1111 1111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP	1111 -1-1	1111 -1-1
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF	11-0 0-00	11-0 0-00

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

### 8.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bi-directional port. The corresponding Data Direction Register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

Note:	On a Power-on Reset, these pins are con-
	figured as digital inputs.

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register reads and writes the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 8-5). PORTC pins have Schmitt Trigger input buffers.


When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

RC1 is normally configured by the configuration bit CCP2MX as the default peripheral pin for the CCP2 module (default/erased state, CCP2MX = '1').

EXAMPLE 0-3: INITIALIZING PURIC	XAMPLE 8-3:	INITIALIZING PORTC
---------------------------------	-------------	--------------------

CLRF	PORTC	; Initialize PORTC by
		; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

### FIGURE 8-7: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



**3:** Peripheral Output Enable is only active if peripheral select is active.

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin, Timer1 oscillator input, or Capture2 input/ Compare2 output/PWM output when CCP2MX configuration bit is disabled.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O ( $I^2$ C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port Data output.
RC6/TX/CK	bit6	ST	Input/output port pin, Addressable USART Asynchronous Transmit, or Addressable USART Synchronous Clock.
RC7/RX/DT	bit7	ST	Input/output port pin, Addressable USART Asynchronous Receive, or Addressable USART Synchronous Data.

### TABLE 8-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

### TABLE 8-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC Data Output Register								xxxx xxxx	uuuu uuuu
TRISC	PORTC	PORTC Data Direction Register								1111 1111

Legend: x = unknown, u = unchanged

### 8.4 PORTD, TRISD and LATD Registers

This section is only applicable to the  $\ensuremath{\text{PIC18C4X2}}$  devices.

PORTD is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

Note:	On a Power-on Reset, these pins are con-
	figured as digital inputs.

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register reads and writes the latched output value for PORTD.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.


PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See Section 8.6 for additional information on the Parallel Slave Port (PSP).

EXAMPLE 8-4:	INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by ; clearing output
CLRF	LATD	; data latches ; Alternate method ; to clear output ; data latches
MOVLW (	DxCF	; Value used to ; initialize data : direction
MOVWF 1	TRISD	; Set RD<3:0> as inputs ; RD<5:4> as outputs ; RD<7:6> as inputs

### FIGURE 8-8:

### PORTD BLOCK DIAGRAM IN I/O PORT MODE



### TABLE 8-7:PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit0.
RD1/PSP1	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit1.
RD2/PSP2	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit2.
RD3/PSP3	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit3.
RD4/PSP4	bit4	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit4.
RD5/PSP5	bit5	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit5.
RD6/PSP6	bit6	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit6.
RD7/PSP7	bit7	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit7.

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 8-8: SUMMARY OF REGISTERS ASSOCIATED WITH POR
---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD	LATD Data Output Register								xxxx xxxx	uuuu uuuu
TRISD	PORTD Data Direction Register								1111 1111	1111 1111
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE D	0000 -111	0000 -111		

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.

### 8.5 PORTE, TRISE and LATE Registers

This section is only applicable to the PIC18C4X2 devices.

PORTE is a 3-bit wide, bi-directional port. The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

Note:	On a Power-on Reset, these pins are con-
	figured as digital inputs.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register reads and writes the latched output value for PORTE.

PORTE has three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7), which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

Register 8-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.


Note:	On a Power-on Reset, these pins are con-
	figured as analog inputs.

### EXAMPLE 8-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by
		; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
MOVLW	0x07	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVLW	0x03	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RE<0> as inputs
		; RE<1> as outputs
		; RE<2> as inputs

#### FIGURE 8-9:

#### PORTE BLOCK DIAGRAM IN I/O PORT MODE



Note 1: I/O pins have diode protection to VDD and Vss.

### REGISTER 8-1: TRISE REGISTER

- n = Value at POR

	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0
	bit 7							bit 0
bit 7	IBF: Input	Buffer Full S	Status bit					
	1 = A word	d has been r	eceived an	d waiting to be	e read by the	e CPU		
	0 <b>= No wo</b>	rd has been	received					
bit 6	OBF: Outp	out Buffer Fu	ull Status bi	t				
				previously write	tten word			
		utput buffer I						
bit 5	•			ct bit (in Micro	•			
			•	iously input wo	ord has not	been read		
	•	be cleared in erflow occur	,					
bit 4				lode Select bit				
DIL 4		L. Faraller 3 el Slave Port		iode Select bit				
		al purpose l						
bit 3		nented: Rea						
bit 2	•	E2 Direction		t				
	1 = Input			-				
	0 = Output	t						
bit 1	TRISE1: R	E1 Direction	n Control bi	t				
	1 = Input							
	0 = Output	t						
bit 0	TRISE0: R	E0 Direction	n Control bi	t				
	1 = Input							
	0 = Output	t						
	Legend:							
	R = Reada	able bit	W = V	Writable bit	U = Unim	plemented l	oit, read as '	0'

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or read control input in Parallel Slave Port mode or analog input: RD
			<ul><li>1 = Not a read operation</li><li>0 = Read operation. Reads PORTD register (if chip selected).</li></ul>
RE1/WR/AN6	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or write control input in Parallel Slave Port mode or analog input: WR 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected).
RE2/CS/AN7	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or chip select control input in Parallel Slave Port mode or analog input: $\overline{CS}$ 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 8-10:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTE	_	—	_	_	_	RE2	RE1	RE0	000	000
LATE	_	—		—	_	LATE Data	Output Reg	lister	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	—	<ul> <li>PORTE Data Direction bits</li> </ul>			0000 -111	0000 -111
ADCON1	ADFM	ADCS2	—	_	PCFG3	PCFG2	PCFG1	PCFG0	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

### 8.6 Parallel Slave Port


The Parallel Slave Port is implemented on the 40-pin devices only (PIC18C4X2).

PORTD operates as an 8-bit wide, parallel slave port, or microprocessor port, when control bit PSPMODE (TRISE<4>) is set. It is asynchronously readable and writable by the external world through RD control input pin RE0/RD and WR control input pin RE1/WR.


It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, <u>RE1/WR</u> to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.

A write to the PSP occurs when both the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  lines are first detected low. A read from the PSP occurs when both the  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  lines are first detected low.

The PORTE I/O pins become control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs), and the ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.



### FIGURE 8-11: PARALLEL SLAVE PORT WRITE WAVEFORMS






TABLE 8-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTD	Port Data	Latch whe	n written; F	Port pins when	read				xxxx xxxx	uuuu uuuu
LATD	LATD Data	a Output b	its						xxxx xxxx	uuuu uuuu
TRISD	PORTD D	ata Directi	on bits						1111 1111	1111 1111
PORTE	—	—	—	—	—	RE2	RE1	RE0	000	000
LATE	—	—	—	_	—	LATE Data	a Output bits	5	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Da	ata Directio	n bits	0000 -111	0000 -111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IF	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

NOTES:

## 9.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- · Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock


REGISTER 9-1:	T0CON: TIMER0 CONTROL REGISTER

R 9-1:	T0CON: TIMER0 CONTROL REGISTER									
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0		
	bit 7 bit 0									
bit 7	1 = Enables	TMR0ON: Timer0 On/Off Control bit 1 = Enables Timer0 0 = Stops Timer0								
bit 6	1 = Timer0	<b>T08BIT</b> : Timer0 8-bit/16-bit Control bit 1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter								
bit 5	1 = Transiti	er0 Clock Sou on on T0CKI   instruction cy	pin							
bit 4	1 = Increme	er0 Source Ed ent on high-to- ent on low-to-l	-low transitic	n on TOCKI p						
bit 3	1 = TImer0	0 Prescaler A prescaler is N prescaler is a	IOT assigne	d. Timer0 clo						
bit 2:0	111 = 1:256 110 = 1:128 101 = 1:64 100 = 1:32 011 = 1:16 010 = 1:8 001 = 1:4	<b>PSO</b> : Timer0 P 6 prescale valu 8 prescale valu prescale valu prescale valu prescale valu prescale valu prescale valu prescale valu	ue ue e e e e e	ect bits						
	Legend: R = Readal	ble bit	W = Wri	table bit	U = Unima	lemented	bit, read as	ʻ0'		
		at POR reset	'1' = Bit	is set	'0' = Bit is		x = Bit is u			


Figure 9-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 9-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The T0CON register (Register 9-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

### FIGURE 9-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







### 9.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment either on every rising, or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

### 9.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF TMR0, MOVWF TMR0, BSF TMR0, x....etc.) will clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count, but will not change the prescaler
	assignment.

#### 9.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution).

### 9.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IE bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

# 9.4 16-Bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 9-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16-bits of Timer0 without having to verify that the read of the high and low byte were valid due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16-bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
TMR0L	Timer0 Modu	ule's Low Byte		xxxx xxxx	uuuu uuuu					
TMR0H	Timer0 Modu	ule's High Byte	e Register						0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
T0CON	TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111
TRISA	—	—	PORTA D	ata Directi	11 1111	11 1111				

 TABLE 9-1:
 REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

 $<sup>\</sup>ensuremath{\textcircled{}^\circ}$  1999-2013 Microchip Technology Inc.

NOTES:

# 10.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP module special event trigger

### REGISTER 10-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	
bit 7							bit 0	
<b>RD16:</b> 1	RD16: 16-bit Read/Write Mode Enable bit							

bit 7	RD16: 16-bit Read/Write M	ode Enable bit						
	1 = Enables register Read/	Write of TImer1 in one	e 16-bit operation					
	0 = Enables register Read/\	Write of Timer1 in two	8-bit operations					
bit 6	Unimplemented: Read as	'0'						
bit 5-4	T1CKPS1:T1CKPS0: Time	r1 Input Clock Presca	ale Select bits					
	11 = 1:8 Prescale value							
	10 = 1:4 Prescale value							
	01 = 1:2 Prescale value							
	00 = 1:1 Prescale value							
bit 3	T1OSCEN: Timer1 Oscillato							
	1 = Timer1 Oscillator is enabled 0 = Timer1 Oscillator is shut-off							
	The oscillator inverter a		are turned off to elimin	ate nower drain				
bit 2	T1SYNC: Timer1 External (							
511 2	When TMR1CS = 1:	Slock input Gynemon						
	<ul> <li>1 = Do not synchronize external clock input</li> <li>0 = Synchronize external clock input</li> </ul>							
	When $TMR1CS = 0$ :							
	This bit is ignored. Timer1 uses the internal clock when TMR1CS = $0$ .							
bit 1	TMR1CS: Timer1 Clock So							
	1 = External clock from pin RC0/T10S0/T13CKI (on the rising edge)							
	0 = Internal clock (Fosc/4)							
bit 0	TMR1ON: Timer1 On bit							
	1 = Enables Timer1							
	0 = Stops Timer1							
	Legend:							
	R = Readable bit	W = Writable bit	U = Unimplemented	d bit, read as '0'				
	- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

Register 10-1 details the Timer1 control register. This register controls the operating mode of the Timer1 module, and contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit TMR1ON (T1CON<0>).

### 10.1 Timer1 Operation

Timer1 can operate in one of these modes:


- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).


When TMR1CS = 0, Timer1 increments every instruction cycle. When TMR1CS = 1, Timer1 increments on every rising edge of the external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 13.0).



### FIGURE 10-2: TIMER1 BLOCK DIAGRAM: 16-BIT READ/WRITE MODE



# FIGURE 10-1: TIMER1 BLOCK DIAGRAM

## 10.2 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 10-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

#### TABLE 10-1: CAPACITOR SELECTION FOR THE ALTERNATE OSCILLATOR

Osc Type	Freq.	C1	C2				
LP	32 kHz	TBD <sup>(1)</sup>	TBD <sup>(1)</sup>				
Crystal to be Tested:							
32.768 kHz Epson C-001R32.768K-A ± 20							

	-		PPM
Note 1:		crochip suggests 33 pF as a	-
	роі	nt in validating the oscillator	circuit.
2:	Hig	pher capacitance increases the second s	he stability
	of t	he oscillator, but also increa	ses the
	sta	rt-up time.	
3:	Sin	ce each resonator/crystal ha	as its own

- Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- 4: Capacitor values are for design guidance only.

# 10.3 Timer1 Interrupt

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

### 10.4 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The spe	cial e	event	trigg	ers from tl	ne CC	P1
					interrupt		
	TMR1IF (PIR1<0>).						

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

## 10.5 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 10-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16-bits of Timer1, without having to determine whether a read of the high byte, followed by a read of the low byte, is valid, due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once. TMR1H is updated from the high byte when TMR1L is read.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 high byte buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

### TABLE 10-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR1L	Holding Reg	gister for t		xxxx xxxx	uuuu uuuu					
TMR1H	Holding Re	gister for t		xxxx xxxx	uuuu uuuu					
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

# 11.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register shown in Register 11-1. Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption. Figure 11-1 is a simplified block diagram of the Timer2 module. Register 11-1 shows the Timer2 control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

### 11.1 Timer2 Operation

Timer2 can be used as the PWM time-base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device RESET. The input clock (Fosc/4) has a prescale option of 1:1, 1:4, or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR2 register
- a write to the T2CON register
- any device RESET (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

### REGISTER 11-1: T2CON: TIMER2 CONTROL REGISTER

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0		
	bit 7							bit 0		
bit 7	Unimple	emented: Re	ead as '0'							
bit 6-3	TOUTPS	S3:TOUTPS	<b>0</b> : Timer2 Ou	itput Postsca	le Select bits					
	0000 =	0000 = 1:1 Postscale								
	0001 =	0001 = 1:2 Postscale								
	•									
	•	•								
	•	1:16 Postsca								
bit 2		N: Timer2 O	n bit							
	1 = Time									
		er2 is off								
bit 1-0			: Timer2 Clo	ck Prescale	Select bits					
		escaler is 1								
		escaler is 4 escaler is 16								
	1X = FIG									
	[									
	Legend:									
	R = Rea	dable bit	W =	Writable bit		•	l bit, read as	ʻ0'		
	- n = Va	ue at POR r	eset '1' =	Bit is set	'0' = Bit	is cleared	x = Bit is u	unknown		


### 11.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.



### 11.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate the shift clock.



### TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR2	Timer2 Mod	dule Registe		0000 0000	0000 0000					
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
PR2	Timer2 Per	Timer2 Period Register								1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

# 12.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR3H and TMR3L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP module trigger

Figure 12-1 is a simplified block diagram of the Timer3 module.

Register 12-1 shows the Timer3 control register. This register controls the operating mode of the Timer3 module and sets the CCP clock source.

Register 10-1 shows the Timer1 control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN), which can be a clock source for Timer3.

### REGISTER 12-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

bit 7	<b>RD16:</b> 16-bit Read/Write M 1 = Enables register Read/		e 16-bit operation						
	0 = Enables register Read/	Write of Timer3 in two	8-bit operations						
bit 6-3	T3CCP2:T3CCP1: Timer3	and Timer1 to CCPx B	Enable bits						
	1x = Timer3 is the clock so 01 = Timer3 is the clock so Timer1 is the clock so 00 = Timer1 is the clock so	urce for compare/cap ource for compare/cap	ture of CCP2, ture of CCP1						
bit 5-4	T3CKPS1:T3CKPS0: Time	r3 Input Clock Presca	le Select bits						
	11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value								
bit 2	T3SYNC: Timer3 External ( (Not usable if the system clWhen TMR3CS = 1:1 = Do not synchronize external cl0 = Synchronize external cl	ock comes from Time ernal clock input							
	When TMR3CS = 0:								
	This bit is ignored. Timer3 u	uses the internal clock	when TMR3CS = 0.						
bit 1	TMR3CS: Timer3 Clock So	urce Select bit							
	<ol> <li>1 = External clock input from (on the rising edge after 0 = Internal clock (Fosc/4)</li> </ol>								
bit 0	TMR3ON: Timer3 On bit								
	1 = Enables Timer3 0 = Stops Timer3								
	Legend:								
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'						
	- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared x = Bit is unkr	nown					

### 12.1 Timer3 Operation

Timer3 can operate in one of these modes:


- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>).


When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer3 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 12.0).



### FIGURE 12-2: TIMER3 BLOCK DIAGRAM CONFIGURED IN 16-BIT READ/WRITE MODE



### FIGURE 12-1: TIMER3 BLOCK DIAGRAM

### 12.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a low power oscillator rated up to 200 KHz. See Section 10.0 for further details.

### 12.3 Timer3 Interrupt

The TMR3 Register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 interrupt enable bit, TMR3IE (PIE2<1>).

### 12.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note:	The special event triggers from the CCP						
	module will not set interrupt flag bit						
	TMR3IF (PIR1<0>).						

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this RESET operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer3.

#### Value on Value on Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR. all other BOR RESETS GIE/ PEIE/ INTCON TMR0IE **INTOIE** RBIE TMR0IF **INT0IF** RBIF 0000 000x 0000 000u GIEH GIEL PIR2 BCLIF LVDIF CCP2IF TMR3IF 0000 0000 0000 0000 PIE2 \_ \_ BCLIE LVDIE TMR3IE CCP2IE 0000 0000 0000 0000 IPR2 BCLIP LVDIP TMR3IP CCP2IP 0000 0000 0000 0000 TMR3L Holding Register for the Least Significant Byte of the 16-bit TMR3 Register XXXX XXXX uuuu uuuu TMR3H Holding Register for the Most Significant Byte of the 16-bit TMR3 Register XXXX XXXX uuuu uuuu T1CON **RD16** T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON --00 0000 --uu uuuu T3CON T3SYNC **RD16** T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 TMR3CS TMR3ON -000 0000 -uuu uuuu

### TABLE 12-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

NOTES:

# 13.0 CAPTURE/COMPARE/PWM (CCP) MODULES

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register, or as a PWM master/slave Duty Cycle register. Table 13-1 shows the timer resources of the CCP module modes. The operation of CCP1 is identical to that of CCP2, with the exception of the special event trigger. Therefore, operation of a CCP module in the following sections is described with respect to CCP1.

Table 13-2 shows the interaction of the CCP modules.

### REGISTER 13-1: CCP1CON REGISTER/CCP2CON REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

bit 7-6	Unimplemented: Read as '0'
bit 5-4	DCxB1:DCxB0: PWM Duty Cycle bit1 and bit0
	Capture mode:
	Unused
	Compare mode:
	Unused
	PWM mode:
	These bits are the two LSbs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.
bit 3-0	CCPxM3:CCPxM0: CCPx Mode Select bits
	0000 = Capture/Compare/PWM off (resets CCPx module)
	0001 = Reserved
	0010 = Compare mode, toggle output on match (CCPxIF bit is set)
	0011 = Reserved
	0100 = Capture mode, every falling edge
	0101 = Capture mode, every rising edge
	0110 = Capture mode, every 4th rising edge
	0111 = Capture mode, every 16th rising edge
	1000 = Compare mode,
	Initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)
	1001 = Compare mode,
	Initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)
	1010 = Compare mode,
	Generate software interrupt on compare match (CCPIF bit is set, CCP pin is unaffected)
	1011 = Compare mode,
	Trigger special event (CCPIF bit is set)
	11xx = PWM mode

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 13.1 CCP1 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

### TABLE 13-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource		
Capture	Timer1 or Timer3		
Compare	Timer1 or Timer3		
PWM	Timer2		

# 13.2 CCP2 Module

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

## TABLE 13-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	TMR1 or TMR3 time-base. Time-base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger, which clears either TMR1, or TMR3, depending upon which time-base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger, which clears TMR1, or TMR3, depending upon which time-base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None.
PWM	Compare	None.

## 13.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RC2/CCP1. An event is defined as:

- · every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

#### 13.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture condition.
	oonalion.

#### 13.3.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register.

#### 13.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

#### 13.3.4 CCP PRESCALER


There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 13-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

## EXAMPLE 13-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON, F	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with
		;	this value

## FIGURE 13-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



## 13.4 Compare Mode

In Compare mode, the 16-bit CCPR1 (CCPR2) register value is constantly compared against either the TMR1 register pair value or the TMR3 register pair value. When a match occurs, the RC2/CCP1 (RC1/CCP2) pin is:

- driven High
- driven Low
- toggle output (High to Low or Low to High)
- remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP2M3:CCP2M0). At the same time, interrupt flag bit, CCP1IF (CCP2IF) is set.

#### 13.4.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRISC bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

#### 13.4.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

#### 13.4.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

#### 13.4.4 SPECIAL EVENT TRIGGER


In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCPx resets either the TMR1 or TMR3 register pair. Additionally, the CCP2 Special Event Trigger will start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCP2 module will not set the Timer1 or Timer3 interrupt flag bits.

## FIGURE 13-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	e on )R, )R	all o	e on other ETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000	000x	0000	000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000
TRISC	PORTC Da	ata Directior	n Register						1111	1111	1111	1111
TMR1L	Holding Re	gister for th	ne Least Sig	nificant Byte	of the 16-bi	t TMR1 Reg	gister		xxxx	xxxx	uuuu	uuuu
TMR1H	Holding Re	gister for th	ne Most Sigr	ificant Byte	of the 16-bit	TMR1 Reg	ister		xxxx	xxxx	uuuu	uuuu
T1CON	RD16		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
CCPR1L	Capture/Co	ompare/PW	M Register1	(LSB)	•				xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/Co	ompare/PW	M Register1	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON			DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
CCPR2L	Capture/Co	ompare/PW	M Register2	(LSB)	•				xxxx	xxxx	uuuu	uuuu
CCPR2H	Capture/Co	ompare/PW	M Register2	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000
PIR2	—	_	—		BCLIF	LVDIF	TMR3IF	CCP2IF	0000	0000	0000	0000
PIE2		_	_	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000	0000	0000	0000
IPR2	—	_	—	_	BCLIP	LVDIP	TMR3IP	CCP2IP	0000	0000	0000	0000
TMR3L	Holding Re	gister for th	e Least Sig	nificant Byte	of the 16-bi	t TMR3 Reg	gister		xxxx	xxxx	uuuu	uuuu
TMR3H	Holding Re	gister for th	ne Most Sigr	ificant Byte	of the 16-bit	TMR3 Reg	ister		xxxx	xxxx	uuuu	uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	-000	0000	-uuu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

## 13.5 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 13-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 13.5.3.

#### FIGURE 13-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 13-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 13-4: PWM OUTPUT



## 13.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 11.0) is not used in the determination of the
	PWM frequency. The postscaler could be
	used to have a servo update rate at a dif- ferent frequency than the PWM output.

#### 13.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

```
PWM duty cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 prescale value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

PWM Resolution (max) = 
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

#### 13.5.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

#### TABLE 13-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	14	12	10	8	7	6.58

#### TABLE 13-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	ie on )R, )R	all o	ie on other SETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000
TRISC	PORTC Da	ata Direction	Register						1111	1111	1111	1111
TMR2	Timer2 Mo	dule Registe	er						0000	0000	0000	0000
PR2	Timer2 Mo	dule Period	Register						1111	1111	1111	1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
CCPR1L	Capture/Co	ompare/PWI	M Register1	(LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/Co	ompare/PWI	M Register1	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
CCPR2L	Capture/Compare/PWM Register2 (LSB)								xxxx	xxxx	uuuu	uuuu
CCPR2H	Capture/Compare/PWM Register2 (MSB)								xxxx	xxxx	uuuu	uuuu
CCP2CON			DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

## PIC18CXX2

NOTES:

## 14.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

## 14.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI™)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)
  - Full Master mode
  - Slave mode (with general address call)

The  $I^2C$  interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- · Slave mode

## 14.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2).

#### REGISTER 14-1: SSPSTAT: MSSP STATUS REGISTER

- n = Value at POR

'1' = Bit is set

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
	SMP	CKE	D/A	Р	S	R/W	UA	BF
	bit 7	1	1					bit 0
bit 7	SMP: Sam	nlo hit						
	SPI Master	•						
			l at end of da	ata outout tii	me			
	-		l at middle o					
	SPI Slave r							
			when SPI is	used in Slav	/e mode			
		ter or Slave						
				standard sp	eed mode (1	00 kHz and	1 MHz)	
	0 = Slew r	ate control e	enabled for h	nigh speed r	node (400 kl	Hz)		
bit 6	CKE: SPI (	Clock Edge	Select bit					
	<u>CKP = 0:</u>							
	1 = Data tra	ansmitted or	n rising edge	e of SCK				
	0 = Data tra	ansmitted or	n falling edg	e of SCK				
	<u>CKP = 1:</u>							
			n falling edg					
			n rising edge					
bit 5			(I <sup>2</sup> C mode o					
			•		smitted was			
	0 = Indicate	es that the la	ast byte rece	eived or tran	smitted was	address		
bit 4	P: STOP b							
	•	•					SSPEN is c	leared.)
					ed last (this b	oit is '0' on R	ESET)	
	0 = STOP	bit was not c	letected last					
	Legend:							
	R = Reada	ble bit	W = Writab	le bit	U = Unimpl	emented bit	t, read as '0'	
					2 Simp		,	

'0' = Bit is cleared

x = Bit is unknown

## REGISTER 14-1: SSPSTAT: MSSP STATUS REGISTER (CONTINUED)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
	SMP	CKE	D/Ā	Р	S	R/W	UA	BF
	bit 7							bit 0
bit 3	S: START I						000511	
					SSP module			cleared.)
			detected las		ed last (this	Dit is 'U' on i	RESEI)	
bit 2	R/W: Read	/Write bit inf	formation (I <sup>2</sup>	C mode onl	y)			
				•	he last addre		his bit is onl	y valid from
			ne next STA	RT bit, STO	P bit, or not	ACK bit.		
	In I <sup>2</sup> C Slav	<u>e mode:</u>						
	0 = Write							
	In I <sup>2</sup> C Mast							
		it is in progr						
		nit is not in p this bit with	•	I. PEN. RCI	EN, or ACKE	N will indica	ate if the MS	SP is in
	IDLE m		•=, •••=-	.,,				
bit 1	UA: Update	e Address b	it (10-bit I <sup>2</sup> C	mode only)				
					address in t	the SSPADE	O register	
			need to be u	pdated				
bit 0		Full Status b						
		<u>PI and I<sup>2</sup>C r</u>	<u>nodes):</u> SSPBUF is	full				
			ete, SSPBU					
		<sup>2</sup> C mode on						
					th <u>e AC</u> K ar			
	0 = Data tra	ansmit comp	olete (does r	not include t	he ACK and	STOP bits),	SSPBUF is	empty
	Legend:							
	R = Reada	ble bit	W = Writab	le bit	U = Unimpl	emented bit	, read as '0'	
	- n = Value	at POR	'1' = Bit is s	set	'0' = Bit is c	leared	x = Bit is ur	nknown

#### REGISTER 14-2: SSPCON1: MSSP CONTROL REGISTER1

	R/W-0							
ſ	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
	bit 7							bit 0

bit 7 WCOL: Write Collision Detect bit

Master mode:

- 1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started
- $0 = No \ collision$

Slave mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

bit 6 **SSPOV:** Receive Overflow Indicator bit

#### In SPI mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data to avoid
  - In Slave mode, the user must read the SSPBUF, even if only transmitting data to avoid setting overflow.

In Master mode, the overflow bit is not set, since each new reception (and transmission) is initiated by writing to the SSPBUF register (must be cleared in software).

#### 0 = No overflow

In I<sup>2</sup>C mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode (must be cleared in software).
- 0 = No overflow

bit 5

#### SSPEN: Synchronous Serial Port Enable bit

In both modes when enabled, these pins must be properly configured as input or output. In SPI mode:

- 1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

#### In I<sup>2</sup>C mode:

- 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## REGISTER 14-2: SSPCON1: MSSP CONTROL REGISTER1 (CONTINUED)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0				
	bit 7							bit 0				
bit 4	CKP: Cloc	k Polarity Se	elect bit									
	In SPI mod	le:										
		1 = Idle state for clock is a high level										
	0 = Idle state for clock is a low level											
	In I <sup>2</sup> C Slave mode:											
	SCK release control 1 = Enable clock 0 = Holds clock low (clock stretch). (Used to ensure data setup time.) <u>In J<sup>2</sup>C Master mode:</u> Unused in this mode											
bit 3-0	SSPM3:SSPM0: Synchronous Serial Port Mode Select bits											
	0000 = SPI Master mode, clock = Fosc/4											
	0001 = SPI Master mode, clock = Fosc/16											
	0010 = SPI Master mode, clock = Fosc/64											
	0011 = SPI Master mode, clock = TMR2 output/2 0100 = SPI Slave mode, clock = SCK pin. SS pin control enabled.											
			le, clock = $S^{(1)}$				can be used	as I/O pin				
			e, 7-bit addr									
			e, 10-bit add									
			de, clock = F	Fosc / (4 * (	SSPADD+1)	)						
	1001 = Re											
	1010 = Re		ontrolled Ma	ctor mode (	Slove idle)							
	1011 = 1 C 1100 = Re				Slave lule)							
	1101 = Re											
	$1110 = I^2C$	Slave mod	e, 7-bit addr	ess with ST/	ART and ST	OP bit interr	upts enable	d				
	$1111 = I^2C$	Slave mod	e, 10-bit add	ress with S	TART and S	TOP bit inte	rrupts enabl	ed				
	Legend:											
	1											

R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## PIC18CXX2

L = Enable = Gener ACKSTAT n Master L = Ackno = Ackno ACKDT: A n Master /alue that a receive. L = Not Ac = Ackno ACKEN: A n Master L = Initiate Autom	cknowledge	en a general s disabled e Status bit <u>e:</u> ot received eceived from Data bit (In I <sup>2</sup> <u>e:</u> nitted when the Sequence E <u>e:</u> e sequence ad by hardwa	I call address (In I <sup>2</sup> C Maste from slave n slave <sup>2</sup> C Master mo the user initia fnable bit (In on SDA and	s (0000h) is er mode only ode only) ates an Ackr	/) nowledge s mode only)	equence at	t the end of		
GCEN: G = Enable = Gener ACKSTAT n Master = Ackno = Ackno ACKDT: A n Master /alue that a receive. = Not Ac = Ackno ACKDT: A n Master = Ackno ACKEN: A n Master = Initiate Autom	e interrupt whe ral call address : Acknowledg <u>Transmit mod</u> wledge was n wledge was n acknowledge I <u>Receive mode</u> will be transm cknowledge Acknowledge <u>Acknowledge</u> Acknowledge acknowledge acknowledge	en a general s disabled e Status bit <u>e:</u> ot received eceived from Data bit (In I <sup>2</sup> <u>e:</u> nitted when the Sequence E <u>e:</u> e sequence ad by hardwa	I call address (In I <sup>2</sup> C Maste from slave n slave <sup>2</sup> C Master mo the user initia fnable bit (In on SDA and	s (0000h) is er mode only ode only) ates an Ackr	/) nowledge s mode only)	equence at	R t the end of		
L = Enable = Gener ACKSTAT n Master L = Ackno = Ackno ACKDT: A n Master /alue that a receive. L = Not Ac = Ackno ACKEN: A n Master L = Initiate Autom	e interrupt whe ral call address : Acknowledg <u>Transmit mod</u> wledge was n wledge was n acknowledge I <u>Receive mode</u> will be transm cknowledge Acknowledge <u>Acknowledge</u> Acknowledge acknowledge acknowledge	en a general s disabled e Status bit <u>e:</u> ot received eceived from Data bit (In I <sup>2</sup> <u>e:</u> nitted when the Sequence E <u>e:</u> e sequence ad by hardwa	I call address (In I <sup>2</sup> C Maste from slave n slave <sup>2</sup> C Master mo the user initia fnable bit (In on SDA and	s (0000h) is er mode only ode only) ates an Ackr	/) nowledge s mode only)	equence at	t the end of		
L = Enable = Gener ACKSTAT n Master L = Ackno = Ackno ACKDT: A n Master /alue that a receive. L = Not Ac = Ackno ACKEN: A n Master L = Initiate Autom	e interrupt whe ral call address : Acknowledg <u>Transmit mod</u> wledge was n wledge was n acknowledge I <u>Receive mode</u> will be transm cknowledge Acknowledge <u>Acknowledge</u> Acknowledge acknowledge acknowledge	en a general s disabled e Status bit <u>e:</u> ot received eceived from Data bit (In I <sup>2</sup> <u>e:</u> nitted when the Sequence E <u>e:</u> e sequence ad by hardwa	I call address (In I <sup>2</sup> C Maste from slave n slave <sup>2</sup> C Master mo the user initia fnable bit (In on SDA and	s (0000h) is er mode only ode only) ates an Ackr	/) nowledge s mode only)	equence at	t the end of		
n Master = Ackno = Ackno ACKDT: A n Master /alue that a receive. = Not Ac = Ackno ACKEN: A n Master L = Initiate Autom	Transmit mod wledge was n wledge was n Acknowledge I <u>Receive mode</u> will be transm cknowledge Acknowledge <u>Receive mode</u> Acknowledge atically cleare	e: ot received eceived from Data bit (In l <sup>2</sup> e: nitted when the Sequence E e: e sequence ed by hardwa	from slave n slave <sup>2</sup> C Master mo the user initia mable bit (In on SDA and	ode only) ates an Ackr I <sup>2</sup> C Master i	nowledge s mode only)				
n Master /alue that a receive. = Not Ac = Ackno ACKEN: A n Master L = Initiate Autom	Receive mode will be transm cknowledge wledge Acknowledge 3 <u>Receive mode</u> Acknowledge atically cleare	2: hitted when the Sequence E 2: be sequence bed by hardwa	the user initia nable bit (In on SDA and	ates an Ackr I <sup>2</sup> C Master i	mode only)				
<u>n Master</u> L = Initiate Autom	Receive mode Acknowledge atically cleare	e: e sequence ed by hardwa	on SDA and				ata bit.		
		ence lale							
RCEN: Receive Enable bit (In I <sup>2</sup> C Master mode only)									
L = Enable ) = Receiv	es Receive mo ve idle	ode for I <sup>2</sup> C							
<ul> <li>PEN: STOP Condition Enable bit (In I<sup>2</sup>C Master mode only)</li> <li><u>SCK Release Control</u>:</li> <li>1 = Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = STOP condition idle</li> </ul>									
<ul> <li>RSEN: Repeated START Condition Enabled bit (In I<sup>2</sup>C Master mode only)</li> <li>1 = Initiate Repeated START condition on SDA and SCL pins. Automatically cleared by hardware.</li> </ul>									
SEN: STA	RT Condition	Enabled bit	(In I <sup>2</sup> C Maste	er mode onl	y)				
<ul> <li>1 = Initiate START condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = START condition idle</li> </ul>									
	this bit may no	ot be set (no	spooling) ar	SEN: If the I nd the SSPE	<sup>2</sup> C module 3UF may n	is not in the ot be writte	Idle mode, n (or writes		
	SEN: Re = Initiate Autom = Repea EN: STA = Initiate = STAR	<ul> <li><b>SEN:</b> Repeated STAR</li> <li>Initiate Repeated ST Automatically cleare</li> <li>Repeated START co</li> <li><b>EN:</b> START Condition</li> <li>Initiate START condition idl</li> <li>START condition idl</li> <li><b>Note:</b> For bits ACKE this bit may no</li> </ul>	<ul> <li><b>SEN:</b> Repeated START Condition</li> <li>Initiate Repeated START condit Automatically cleared by hardwa</li> <li>Repeated START condition idle</li> <li><b>SEN:</b> START Condition Enabled bit</li> <li>Initiate START condition on SD/</li> <li>START condition idle</li> <li><b>Note:</b> For bits ACKEN, RCEN, F this bit may not be set (not</li> </ul>	<ul> <li>SEN: Repeated START Condition Enabled bit is a nitiate Repeated START condition on SDA a Automatically cleared by hardware.</li> <li>Repeated START condition idle</li> <li>START Condition Enabled bit (In I<sup>2</sup>C Master Initiate START condition on SDA and SCL pies START condition idle</li> <li>Note: For bits ACKEN, RCEN, PEN, RSEN, S</li> </ul>	<ul> <li><b>SEN:</b> Repeated START Condition Enabled bit (In I<sup>2</sup>C Mast = Initiate Repeated START condition on SDA and SCL pin Automatically cleared by hardware.</li> <li>= Repeated START condition idle</li> <li><b>EN:</b> START Condition Enabled bit (In I<sup>2</sup>C Master mode onl = Initiate START condition on SDA and SCL pins. Automated START condition idle</li> <li>Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the Initiate bit may not be set (no spooling) and the SSPE</li> </ul>	<ul> <li><b>SEN:</b> Repeated START Condition Enabled bit (In I<sup>2</sup>C Master mode or = Initiate Repeated START condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>= Repeated START condition idle</li> <li><b>EN:</b> START Condition Enabled bit (In I<sup>2</sup>C Master mode only)</li> <li>= Initiate START condition on SDA and SCL pins. Automatically cleare</li> <li>= START condition idle</li> <li>Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module this bit may not be set (no spooling) and the SSPBUF may no to the SSPBUF are disabled).</li> </ul>	<ul> <li><b>SEN:</b> Repeated START Condition Enabled bit (In I<sup>2</sup>C Master mode only)</li> <li>Initiate Repeated START condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>Repeated START condition idle</li> <li><b>EN:</b> START Condition Enabled bit (In I<sup>2</sup>C Master mode only)</li> <li>Initiate START condition on SDA and SCL pins. Automatically cleared by hard</li> <li>START condition idle</li> </ul> Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I <sup>2</sup> C module is not in the this bit may not be set (no spooling) and the SSPBUF may not be written		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### REGISTER 14-3: SSPCON2: MSSP CONTROL REGISTER2

## 14.3 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL/LVOIN

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) - RA5/SS/AN4

#### 14.3.1 OPERATION


When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

Figure 14-1 shows the block diagram of the MSSP module, when in SPI mode.

## FIGURE 14-1:

#### MSSP BLOCK DIAGRAM (SPI MODE)



The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR. until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a

transmitter. Generally the MSSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 14-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

## EXAMPLE 14-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received(transmit complete)?
	GOTO	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

## 14.3.2 ENABLING SPI I/O

To enable the serial port, SSP enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers, and then set the SSPEN bit. This configures the SDI, SDO, SCK, and SS pins as serial

port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISC<4> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.


#### 14.3.3 TYPICAL CONNECTION

Figure 14-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both con-

trollers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

## FIGURE 14-2: SPI MASTER/SLAVE CONNECTION



## 14.3.4 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 14-2) is to broad-cast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 14-3, Figure 14-5, and Figure 14-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 14-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





#### 14.3.5 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from SLEEP.

#### 14.3.6 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. The Data Latch must be high. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high,

the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.


Note 1:	When the SPI is in Slave mode with $\overline{SS}$
F	oin control enabled (SSPCON<3:0> =
(	0100), the SPI module will reset if the $\overline{SS}$
F	pin is set to VDD.


2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the  $\overline{SS}$  pin to a high level, or clearing the SSPEN bit.


To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function), since it cannot create a bus conflict.

#### FIGURE 14-4: SLAVE SYNCHRONIZATION WAVEFORM





## FIGURE 14-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



#### 14.3.7 SLEEP OPERATION

In Master mode, all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from SLEEP. After the device returns to normal mode, the module will continue to transmit/ receive data.

In Slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in SLEEP mode, and data to be shifted into the SPI transmit/receive shift register. When all 8-bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device from SLEEP.

#### 14.3.8 EFFECTS OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

#### 14.3.9 BUS MODE COMPATIBILITY

Table 14-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 14-1:	<b>SPI BUS MODES</b>
-------------	----------------------

Standard SPI Mode	Control Bits State			
Terminology	СКР	CKE		
0, 0	0	1		
0, 1	0	0		
1, 0	1	1		
1, 1	1	0		

There is also a SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup> ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP						0000 0000	0000 0000		
TRISC	PORTC Data Direction Register							1111 1111	1111 1111	
SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								XXXX XXXX	uuuu uuuu
SSPCON	WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0							SSPM0	0000 0000	0000 0000
TRISA	—	PORTA D	ata Directio	n Register					11 1111	11 1111
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

.

#### TABLE 14-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode. **Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.


## 14.4 MSSP I<sup>2</sup>C Operation

The MSSP module in I<sup>2</sup>C mode, fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/ SCK/SCL pin, which is the clock (SCL), and the RC4/ SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The MSSP module functions are enabled by setting MSSP enable bit SSPEN (SSPCON<5>).





The MSSP module has six registers for  $I^2C$  operation. These are the:

- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

The SSPCON1 register allows control of the  $I^2C$  operation. Four mode selection bits (SSPCON<3:0>) allow one of the following  $I^2C$  modes to be selected:

- I<sup>2</sup>C Master mode, clock = OSC/4 (SSPADD +1)
- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address), with START and STOP bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address), with START and STOP bit interrupts enabled
- I<sup>2</sup>C Firmware controlled master operation, slave is idle

Selection of any I<sup>2</sup>C mode with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to be inputs by setting the appropriate TRISC bits.

#### 14.4.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge ( $\overline{ACK}$ ) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

#### 14.4.1.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit BF is set.
- c) An ACK pulse is generated.
- MSSP interrupt flag bit SSPIF (PIR1<3>) is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

#### 14.4.1.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address <u>byte</u> overflow condition exists, then no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


#### 14.4.1.3 Transmission


When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 14-9).


An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not  $\overline{ACK}$ ), then the data transfer is complete. When the  $\overline{ACK}$  is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{ACK}$ ), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Pin RC3/SCK/SCL should be enabled by setting bit CKP.


## PIC18CXX2







## PIC18CXX2



#### 14.4.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.


The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all 0's with R/W = 0.

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> is set). Following a START bit detect, 8-bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 14-12).





## 14.4.3 MASTER MODE

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit is set, or the bus is idle, with both the S and P bits clear.

In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt, if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge Transmit
- Repeated START


## PIC18CXX2

## 14.4.4 I<sup>2</sup>C MASTER MODE SUPPORT

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. Once Master mode is enabled, the user has six options.

- 1. Assert a START condition on SDA and SCL.
- 2. Assert a Repeated START condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Generate a STOP condition on SDA and SCL.
- 5. Configure the  $I^2C$  port to receive data.
- 6. Generate an Acknowledge condition at the end of a received byte of data.
- **Note:** The MSSP module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a START condition and immediately write the SSPBUF register to imitate transmission, before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

## FIGURE 14-13: MSSP BLOCK DIAGRAM (I<sup>2</sup>C MASTER MODE)



## 14.4.4.1 I<sup>2</sup>C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the  $l^2C$  bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the  $R/\overline{W}$  bit. In this case, the  $R/\overline{W}$  bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I<sup>2</sup>C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete, (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state. A typical transmit sequence would go as follows:


- a) The user generates a START condition by setting the START enable bit, SEN (SSPCON2<0>).
- b) SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- c) The user loads the SSPBUF with the address to transmit.
- d) Address is shifted out the SDA pin until all 8 bits are transmitted.
- e) The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- g) The user loads the SSPBUF with eight bits of data.
- h) Data is shifted out the SDA pin until all 8 bits are transmitted.
- i) The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP enable bit, PEN (SSPCON2<2>).
- Interrupt is generated once the STOP condition is complete.

#### 14.4.5 BAUD RATE GENERATOR


In I<sup>2</sup>C Master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 14-14). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is dec-

remented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In  $I^2C$  Master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place, for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 14-15).









## 14.4.6 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low, while SCL is high, is the START condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended leaving the SDA line held low and the START condition is complete.


**Note:** If, at the beginning of the START condition, the SDA and SCL pins are already sampled low, or if during the START condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF is set, the START condition is aborted, and the I<sup>2</sup>C module is reset into its IDLE state.

## FIGURE 14-16: FIRST START BIT TIMING



If the user writes the SSPBUF when a START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.



## 14.4.7 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated START condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the  $I^2C$ logic module is in the idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (T<sub>BRG</sub>). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG, while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a START condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - 2: A bus collision during the Repeated START condition occurs if:
    - SDA is sampled low when SCL goes from low to high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode), or eight bits of data (7-bit mode).

#### 14.4.7.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated START condition is complete.

## FIGURE 14-17: REPEAT START CONDITION WAVEFORM



## 14.4.8 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address, is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see Data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 14-18).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

## 14.4.8.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared, when all 8 bits are shifted out.

## 14.4.8.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress, (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

## 14.4.8.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK} = 0)$ , and is set when the slave does not Acknowledge  $(\overline{ACK} = 1)$ . A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

## 14.4.9 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

# Note: The MSSP module must be in an IDLE state before the RCEN bit is set, or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception, by setting the Acknowledge sequence enable bit. ACKEN (SSPCON2<4>).

## 14.4.9.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


#### 14.4.9.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 14.4.9.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

## PIC18CXX2





#### 14.4.10 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit is presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG) and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the MSSP module then goes into IDLE mode (Figure 14-20).

#### 14.4.10.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


## 14.4.11 STOP CONDITION TIMING

A STOP bit is asserted on the SDA pin at the end of a receive/transmit by setting the STOP sequence enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 14-21).


## 14.4.11.1 WCOL Status Flag

If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

## FIGURE 14-20: ACKNOWLEDGE SEQUENCE WAVEFORM







## 14.4.12 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit, or Repeated START/STOP condition, de-asserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count, in the event that the clock is held low by an external device (Figure 14-22).


#### 14.4.13 SLEEP OPERATION

While in SLEEP mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from SLEEP (if the MSSP interrupt is enabled).

#### 14.4.14 EFFECT OF A RESET

A RESET disables the MSSP module and terminates the current transfer.





## 14.4.15 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored, for arbitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A START Condition
- A Repeated START Condition
- An Acknowledge Condition
- 14.4.16 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the  $I^2C$  port to its IDLE state (Figure 14-23).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine, and if the  $I^2C$  bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated START, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the  $l^2C$  bus is free, the user can resume communication by asserting a START condition.

The master will continue to monitor the SDA and SCL pins. If a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is idle and the S and P bits are cleared.





## 14.4.16.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 14-24).
- b) SCL is sampled low before SDA is asserted low (Figure 14-25).

During a START condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:


- the START condition is aborted,
- the BCLIF flag is set, and
- the MSSP module is reset to its IDLE state (Figure 14-24).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 14-26). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition, is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated START, or STOP conditions.














## 14.4.16.2 Bus Collision During a Repeated START Condition

During a Repeated START condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled.


If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 14-27). If SDA is sampled high, the BRG is

reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated START condition, Figure 14-28.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated START condition is complete.





## FIGURE 14-28: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




## 14.4.16.3 Bus Collision During a STOP Condition

Bus collision occurs during a STOP condition if:


- a) After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 14-29). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 14-30).

## FIGURE 14-29: BUS COLLISION DURING A STOP CONDITION (CASE 1)



## FIGURE 14-30: BUS COLLISION DURING A STOP CONDITION (CASE 2)



## 15.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

In order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter:

- bit SPEN (RCSTA<7>) must be set (= 1), and
- bits TRISC<7:6> must be cleared (= 0).

Register 15-1 shows the Transmit Status and Control Register (TXSTA) and Register 15-2 shows the Receive Status and Control Register (RCSTA).

## REGISTER 15-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D
	bit 7							bit 0
bit 7	Asynchron Don't care Synchrono 1 = Master		generated in	•	BRG)			
bit 6	1 = Selects	Transmit Enal s 9-bit transmi s 8-bit transmi	ission					
bit 5	1 = Transm	nsmit Enable nit enabled nit disabled	bit					
	Note:	SREN/CREN	l overrides T	XEN in SYN	C mode.			
bit 4	1 = Synchr	ART Mode Se onous mode nronous mode						
bit 3	Unimplem	ented: Read	as '0'					
bit 2	BRGH: Hig Asynchron 1 = High sp 0 = Low sp Synchrono Unused in	beed beed <u>us mode:</u>	Select bit					
bit 1	<b>TRMT</b> : Trai 1 = TSR er 0 = TSR fu		egister Status	s bit				
bit 0	<b>TX9D:</b> 9th	bit of transmit	t data. Can b	e Address/D	ata bit or a	parity bit.		
	Legend:							
	R = Reada	ble bit	W = Wri	table bit	U = Unimp	lemented b	oit, read as '	0'

- 3			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
	bit 7							bit 0
bit 7		ial Port Enab						
		oort enabled ( oort disabled	(configures R	X/DT and T	X/CK pins as	s serial por	t pins)	
bit 6		Receive Enal	hle hit					
Sit 0		9-bit recepti						
	0 = Selects	8-bit recepti	on					
bit 5		gle Receive E	Enable bit					
	<u>Asynchron</u> Don't care	<u>ous mode</u> :						
		us mode - ma	aster:					
	1 = Enable	s single recei	ive					
		es single rece		io complete				
		is cleared af us mode - sla	-	is complete				
	Unused in		<u></u>					
bit 4		ntinuous Rec	eive Enable I	oit				
	Asynchron	<u>ous mode:</u> s continuous	roccivo					
		s continuous						
	<u>Synchrono</u>							
		s continuous		enable bit (	CREN is clear	red (CREN	l overrides	SREN)
bit 3		es continuous ddress Detec						
DIL 3		ous mode 9-b						
	1 = Enable	s address de	tection, enab	le interrupt	and load of th	ne receive	buffer	
		SR<8> is se					h	
bit 2		es address de		ytes are rec	eived, and hi	nth bit can	i be used a	s parity bit
DIL Z		ming Error bi g error (can b		v reading R	CREG regist	er and rec	eive next v	alid byte)
	0 = No fram			y reading re				and bytoj
bit 1	OERR: Ov	errun Error bi	t					
		n error (can b	be cleared by	clearing bit	CREN)			
	0 = No ove				<b>-</b>			
bit 0	<b>RX9D:</b> 9th	bit of receive	d data, can b	e Address/	Data bit or a p	parity bit.		
	Legend:							
	R = Reada	ble bit	W = Wri	table bit	U = Unimpl	emented b	oit, read as	'0'

'1' = Bit is set

'0' = Bit is cleared

## REGISTER 15-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

- n = Value at POR reset

x = Bit is unknown

## 15.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 15-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRG register can be calculated using the formula in Table 15-1. From this, the error in baud rate can be determined. Example 15-1 shows the calculation of the baud rate error for the following conditions:

- Fosc = 16 MHz
- Desired Baud Rate = 9600
- BRGH = 0
- SYNC = 0

It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

## 15.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

## EXAMPLE 15-1: CALCULATING BAUD RATE ERROR

Desired Baud Rate	= Fosc / $(64 (X + 1))$
Solving for X:	
X X X	= ((Fosc / Desired Baud rate) / 64) - 1 = ((16000000 / 9600) / 64) - 1 = [25.042] = 25
Calculated Baud Rate	= 1600000 / (64 (25 + 1)) = 9615
Error	<ul> <li><u>(Calculated Baud Rate - Desired Baud Rate)</u> Desired Baud Rate</li> <li>(9615 - 9600) / 9600</li> <li>0.16%</li> </ul>

## TABLE 15-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

Legend: X = value in SPBRG (0 to 255)

## TABLE 15-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
SPBRG	Baud Ra	te Gener	ator Regi		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

BAUD	Fo	sc = 40 I	MHz	Fosc = 20 MHz			F	osc = 16	MHz	F	Fosc = 10 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actua I Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	NA	_		NA			NA		_	NA		_	
1.2	NA	_	_	NA	_	_	NA	_	_	NA	_	_	
2.4	NA	_	_	NA	_	_	NA	_	_	NA	_	_	
9.6	NA	_	_	NA	_	—	NA	_	_	9.766	+1.73	255	
19.2	NA	_	_	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	
76.8	76.92	0	129	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	
96	96.15	0	103	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	
300	303.03	-0.01	32	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	
500	500.00	0	19	500	0	9	500	0	7	500	0	4	
HIGH	39.06	_	255	5000	_	0	4000	_	0	2500	_	0	
LOW	10000.00	_	0	19.53	_	255	15.625	_	255	9.766	_	255	

## TABLE 15-3: BAUD RATES FOR SYNCHRONOUS MODE

BAUD	Fos	c = 7.159	09 MHz	Fosc = 5.0688 MHz			F	osc = 4 l	MHz	Fosc = 3.579545 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)									
0.3	NA	_	_	NA	_	_	NA	_		NA	_	
1.2	NA	_	_									
2.4	NA	—	_	NA	_	—	NA		—	NA	—	—
9.6	9.622	+0.23	185	9.6	0	131	9.615	+0.16	103	9.622	+0.23	92
19.2	19.24	+0.23	92	19.2	0	65	19.231	+0.16	51	19.04	-0.83	46
76.8	77.82	+1.32	22	79.2	+3.13	15	76.923	+0.16	12	74.57	-2.90	11
96	94.20	-1.88	18	97.48	+1.54	12	1000	+4.17	9	99.43	+3.57	8
300	298.3	-0.57	5	316.8	+5.60	3	NA	—	—	298.3	-0.57	2
500	NA	—	_	NA	_	—	NA		—	NA	—	—
HIGH	1789.8	—	0	1267	_	0	100		0	894.9	—	0
LOW	6.991	_	255	4.950	_	255	3.906	_	255	3.496	_	255

BAUD	F	osc = 1	MHz	Fos	c = 32.7	68 kHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	NA	_	_	0.303	+1.14	26
1.2	1.202	+0.16	207	1.170	-2.48	6
2.4	2.404	+0.16	103	NA	_	_
9.6	9.615	+0.16	25	NA	_	_
19.2	19.24	+0.16	12	NA	_	_
76.8	83.34	+8.51	2	NA	_	_
96	NA	_	—	NA	_	_
300	NA	_	—	NA	_	_
500	NA	_	—	NA	_	_
HIGH	250		0	8.192	—	0
LOW	0.9766	_	255	0.032	_	255

TABLE 15-4:	BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)
-------------	---

BAUD	F	osc = 40	MHz	Fosc = 20 MHz			F	osc = 16	MHz	Fo	Fosc = 10 MHz			
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	NA		_	NA	_	_	NA	_	_	NA	_	_		
1.2	NA	—	—	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129		
2.4	2.44	-1.70	255	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64		
9.6	9.62	-0.16	64	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15		
19.2	18.94	+1.38	32	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7		
76.8	78.13	-1.70	7	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1		
96	89.29	+7.52	6	104.2	+8.51	2	NA	—	—	NA	—	—		
300	312.50	-4.00	1	312.5	+4.17	0	NA	_	—	NA	—	—		
500	625.00	-20.00	0	NA	_		NA		—	NA	—	—		
HIGH	2.44	—	255	312.5	_	0	250	—	0	156.3	—	0		
LOW	625.00	—	0	1.221	—	255	0.977	—	255	0.6104	—	255		

BAUD	Fos	c = 7.159	09 MHz	Fosc = 5.0688 MHz			F	osc = 4	MHz	Fosc	Fosc = 3.579545 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	NA		_	0.31	+3.13	255	0.3005	-0.17	207	0.301	+0.23	185	
1.2	1.203	+0.23	92	1.2	0	65	1.202	+1.67	51	1.190	-0.83	46	
2.4	2.380	-0.83	46	2.4	0	32	2.404	+1.67	25	2.432	+1.32	22	
9.6	9.322	-2.90	11	9.9	+3.13	7	NA		—	9.322	-2.90	5	
19.2	18.64	-2.90	5	19.8	+3.13	3	NA	_	—	18.64	-2.90	2	
76.8	NA	_	_	79.2	+3.13	0	NA	_	_	NA	_	_	
96	NA	—	—	NA	_	—	NA	_	—	NA	_	_	
300	NA	_	_	NA	_	_	NA	_	_	NA	_	_	
500	NA	—	—	NA	_	—	NA	_	—	NA	_	_	
HIGH	111.9	—	0	79.2	_	0	62.500	_	0	55.93	_	0	
LOW	0.437	—	255	0.3094	_	255	3.906		255	0.2185		255	

DAUD	F	osc = 1	MHz	Fos	SC = 32.76	68 kHz
BAUD RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	+0.16	51	0.256	-14.67	1
1.2	1.202	+0.16	12	NA	_	_
2.4	2.232	-6.99	6	NA	—	—
9.6	NA	—	—	NA	—	—
19.2	NA	_	_	NA	_	—
76.8	NA	_	—	NA	_	_
96	NA	_	—	NA	_	_
300	NA	_	—	NA	_	_
500	NA	_	_	NA	—	—
HIGH	15.63	_	0	0.512	—	0
LOW	0.0610	—	255	0.0020	—	255

TABLE 15-5:	BAUD RATES FOR ASYNCHRONOUS MODE (B	3RGH = 1)
-------------	-------------------------------------	-----------

BAUD	Fo	SC = 40	MHz	Fosc = 20 MHz			F	osc = 16	MHz	Fosc = 10 MHz			
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)										
9.6	9.77	-1.70	255	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	
19.2	19.23	-0.16	129	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	
38.4	38.46	-0.16	64	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	
57.6	58.14	-0.93	42	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	
115.2	113.64	+1.38	21	113.63	-1.36	10	111.11	-3.55	8	125	+8.51	4	
250	250.00	0	9	250	0	4	250	0	3	NA	_	_	
625	625.00	0	3	625	0	1	NA	_	_	625	0	0	
1250	1250.00	0	1	1250	0	0	NA	_	_	NA	_	_	

BAUD	Fo	SC = 7.16	6MHz	Fosc = 5.068 MHz			F	osc = 4 I	MHz	Fosc = 3.579545 MHz			
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)										
9.6	9.520	-0.83	46	9.6	0	32	NA	_	_	9.727	+1.32	22	
19.2	19.454	+1.32	22	18.645	-2.94	16	1.202	+0.17	207	18.643	-2.90	11	
38.4	37.286	-2.90	11	39.6	+3.12	7	2.403	+0.13	103	37.286	-2.90	5	
57.6	55.930	-2.90	7	52.8	-8.33	5	9.615	+0.16	25	55.930	-2.90	3	
115.2	111.860	-2.90	3	105.6	-8.33	2	19.231	+0.16	12	111.86	-2.90	1	
250	NA	_	_	NA	_	_	NA	_	_	223.72	-10.51	0	
625	NA	_	_										
1250	NA	—	—										

BAUD	F	osc = 1	MHz	Fos	c = 32.70	68 kHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
9.6	8.928	-6.99	6	NA	_	_
19.2	20.833	+8.51	2	NA	—	—
38.4	31.25	-18.61	1	NA	—	—
57.6	62.5	+8.51	0	NA	—	_
115.2	NA	—	_	NA	—	_
250	NA	—	_	NA	—	_
625	NA	—	—	NA	—	—
1250	NA	—	_	NA	—	—

## 15.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one START bit, eight or nine data bits and one STOP bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

## 15.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 15-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new


data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1: The TSR register is not mapped in data memory, so it is not available to the user.2: Flag bit TXIF is set when enable bit TXEN is set.

To set up an asynchronous transmission:


- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 15.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).







## FIGURE 15-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



## TABLE 15-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART Tra	insmit Re	egister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	TX9D	0000 -010	0000 -010				
SPBRG	Baud Rate	Generato	or Registe	r					0000 0000	0000 0000
				1.1						

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Transmission.

**Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

#### USART ASYNCHRONOUS 15.2.2 RECEIVER

The receiver block diagram is shown in Figure 15-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate, or at Fosc. This mode would typically be used in RS-232 systems.


To set up an Asynchronous Reception:


- Initialize the SPBRG register for the appropriate 1. baud rate. If a high speed baud rate is desired, set bit BRGH (Section 15.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- Enable the reception by setting bit CREN. 5.
- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the 8. RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.

#### SETTING UP 9-BIT MODE WITH 15.2.3 ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address **Detect Enable:** 

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is required, set the BRGH bit.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If interrupts are required, set the RCEN bit and 3. select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- Set the ADDEN bit to enable address detect. 5.
- Enable reception by setting the CREN bit.
- The RCIF bit will be set when reception is com-7. plete. The interrupt will be acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.





## FIGURE 15-5: ASYNCHRONOUS RECEPTION

## TABLE 15-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART Re	ceive Re	gister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	TX9D	0000 -010	0000 -010				
SPBRG	Baud Rate	Generato	or Registe	r					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

## 15.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner, (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

## 15.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 15-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and inter-

rupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 15.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART T	ransmit F	Register		0000 0000	0000 0000				
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera	ator Regist	er					0000 0000	0000 0000

## TABLE 15-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'.


Shaded cells are not used for Synchronous Master Transmission.

**Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.



## FIGURE 15-6: SYNCHRONOUS TRANSMISSION

## FIGURE 15-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



## 15.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>), or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 15.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.

- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART R	eceive Re	egister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera	tor Registe	ər					0000 0000	0000 0000

## TABLE 15-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Master Reception.

## FIGURE 15-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



© 1999-2013 Microchip Technology Inc.

**Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

## 15.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

#### 15.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART TI	ransmit F	Register						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera	tor Regist	er					0000 0000	0000 0000

## TABLE 15-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Slave Transmission.

**Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

## 15.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PO BC	R,	all o	e on other SETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	-00x	0000	-00x
RCREG	USART Re	eceive Re	egister						0000	0000	0000	0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
SPBRG	Baud Rate	Generat	or Registe	r					0000	0000	0000	0000

## TABLE 15-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Slave Reception.

**Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

NOTES:

## 16.0 COMPATIBLE 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has five inputs for the PIC18C2x2 devices and eight for the PIC18C4x2 devices. This module has the ADCON0 and ADCON1 register definitions that are compatible with the mid-range A/D module.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

## REGISTER 16-1: ADCON0 REGISTER

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 16-2, configures the functions of the port pins.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
bit 7							bit 0

#### bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

- 000 = channel 0 (AN0)
- 001 = channel 1 (AN1)
- 010 = channel 2 (AN2)
- 011 = channel 3 (AN3)
- 100 = channel 4 (AN4)
- 101 = channel 5 (AN5)
- 110 = channel 6 (AN6)
- 111 = channel 7 (AN7)
- **Note:** The PIC18C2X2 devices do not implement the full 8 A/D channels; the unimplemented selections are reserved. Do not select any unimplemented channel.

bit 2 GO/DONE: A/D Conversion Status bit

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress

bit 1 Unimplemented: Read as '0'

bit 0 ADON: A/D On bit

1 = A/D converter module is powered up

0 = A/D converter module is shut-off and consumes no operating current

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## REGISTER 16-2: ADCON1 REGISTER

	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ſ	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
	bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	0.0	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	0 0	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

- bit 5-4 Unimplemented: Read as '0'
- bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	А	А	А	А	А	А	Α	Α	Vdd	Vss	8/0
0001	А	А	А	А	VREF+	А	А	А	AN3	Vss	7/1
0010	D	D	D	А	А	А	А	А	Vdd	Vss	5/0
0011	D	D	D	А	VREF+	А	А	А	AN3	Vss	4/1
0100	D	D	D	D	А	D	А	А	Vdd	Vss	3/0
0101	D	D	D	D	VREF+	D	А	А	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D		—	0/0
1000	А	А	А	А	VREF+	VREF-	А	А	AN3	AN2	6/2
1001	D	D	А	А	А	А	А	А	Vdd	Vss	6/0
1010	D	D	А	А	VREF+	А	А	А	AN3	Vss	5/1
1011	D	D	А	А	VREF+	VREF-	А	А	AN3	AN2	4/2
1100	D	D	D	А	VREF+	VREF-	А	А	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	А	А	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	А	Vdd	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	А	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels/# of A/D voltage references

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: On any device RESET, the port pins that are multiplexed with analog functions (ANx) are forced to be an analog input.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and VSS) or the voltage level on the RA3/AN3/ VREF+ pin and RA2/AN2/VREF-.


The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference) or as a digital I/O.

The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ ADRESL registers, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 16-1.



## FIGURE 16-1: A/D BLOCK DIAGRAM


The value that is in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 16.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
  - · Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - · Clear ADIF bit
  - Set ADIE bit
  - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared

OR

- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH/ADRESL); clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.



#### **FIGURE 16-2:** ANALOG INPUT MODEL

#### 16.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 16-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

When the conversion is started, the hold-Note: ing capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

## EQUATION 16-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

## EQUATION 16-2: A/D MINIMUM CHARGING TIME

```
V_{\text{HOLD}} = (V_{\text{REF}} - (V_{\text{REF}}/2048)) \cdot (1 - e^{(-T_{\text{C}}/C_{\text{HOLD}}(R_{\text{IC}} + R_{\text{SS}} + R_{\text{S}}))})
or
T_{\text{C}} = -(120 \text{ pF})(1 \text{ k}\Omega + R_{\text{SS}} + R_{\text{S}}) \ln(1/2047)
```

Example 16-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

٠	CHOLD	=	120 pF
•	Rs	=	2.5 kΩ
•	Conversion Error	$\leq$	1/2 LSb
	Vpp		

- VDD =  $5V \rightarrow Rss = 7 k\Omega$
- Temperature = 50°C (system max.)
- VHOLD = 0V @ time = 0

## EXAMPLE 16-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

 $\begin{array}{rcl} {\rm TACQ} &=& {\rm TAMP} + {\rm TC} + {\rm TCOFF} \\ \\ {\rm Temperature \ coefficient \ is \ only \ required \ for \ temperatures > 25^{\circ}{\rm C}. \\ \\ {\rm TACQ} &=& 2\ \mu{\rm s} + {\rm Tc} + [({\rm Temp} - 25^{\circ}{\rm C})(0.05\ \mu{\rm s}/^{\circ}{\rm C})] \\ \\ {\rm TC} &=& -{\rm CHOLD}\ ({\rm RIC} + {\rm RSS} + {\rm RS})\ \ln(1/2047) \\ &\quad -120\ {\rm pF}\ (1\ k\Omega + 7\ k\Omega + 2.5\ k\Omega)\ \ln(0.0004885) \\ &\quad -120\ {\rm pF}\ (10.5\ k\Omega)\ \ln(0.0004885) \\ &\quad -1.26\ \mu{\rm s}\ (-7.6241) \\ &\quad 9.61\ \mu{\rm s} \\ \\ \\ {\rm TACQ} &=& 2\ \mu{\rm s} + 9.61\ \mu{\rm s} + [(50^{\circ}{\rm C} - 25^{\circ}{\rm C})(0.05\ \mu{\rm s}/^{\circ}{\rm C})] \\ &\quad 11.61\ \mu{\rm s} + 1.25\ \mu{\rm s} \\ &\quad 12.86\ \mu{\rm s} \end{array}$ 

## 16.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2Tosc
- 4Tosc
- 8Tosc
- 16Tosc
- 32Tosc
- 64Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu s.$ 

Table 16-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

## 16.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
  - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current that is out of the devices specification.

## TABLE 16-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Cloci	K Source (TAD)	Device Frequency								
Operation	ADCS2:ADCS0	40 MHz	20 MHz	5 MHz	1.25 MHz	333.33 kHz				
2Tosc	000	50 ns	100 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	1.6 μs	6 μs				
4Tosc	100	100 ns	200 ns <sup>(2)</sup>	800 ns <sup>(2)</sup>	3.2 μs	12 μs				
8Tosc	001	200 ns	400 ns <sup>(2)</sup>	1.6 μs	6.4 μs	24 μs <sup>(3)</sup>				
16Tosc	101	400 ns	800 ns <sup>(2)</sup>	3.2 μs	12.8 μs	48 μs <sup>(3)</sup>				
32Tosc	010	800 ns	1.6 μs	6.4 μs	25.6 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>				
64Tosc	110	1.6 μs	3.2 μs	12.8 μs	51.2 μs <sup>(3)</sup>	192 μs <b><sup>(3)</sup></b>				
RC	011	2 - 6 μs <sup>(1)</sup>								

Legend: Shaded cells are outside of recommended range.

Note 1: The RC source has a typical TAD time of 4  $\mu s.$ 

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

## TABLE 16-2: TAD VS. DEVICE OPERATING FREQUENCIES (FOR EXTENDED, LC, DEVICES)

AD Clock	Source (TAD)	Device Frequency							
Operation	ADCS2:ADCS0	4 MHz	2 MHz	1.25 MHz	333.33 kHz				
2Tosc	000	500 ns <b>(2)</b>	1.0 μs <sup>(2)</sup>	1.6 μs <b><sup>(2)</sup></b>	6 μs				
4Tosc	100	1.0 μs <b><sup>(2)</sup></b>	2.0 μs <sup>(2)</sup>	3.2 μs <sup>(2)</sup>	12 μs				
8Tosc	001	2.0 μs <sup>(2)</sup>	4.0 μs	6.4 μs	24 μs <sup>(3)</sup>				
16Tosc	101	4.0 μs <sup>(2)</sup>	8.0 μs	12.8 μs	48 μs <b>(3)</b>				
32Tosc	010	8.0 μs	16.0 μs	25.6 μs <sup>(3)</sup>	96 μs <b><sup>(3)</sup></b>				
64Tosc	110	16.0 μs	32.0 μs	51.2 μs <sup>(3)</sup>	192 μs <sup>(3)</sup>				
RC	011	3 - 9 μs <sup>(1,4)</sup>	3 - 9 μs <sup>(1,4)</sup>	3 - 9 μs <sup>(1,4)</sup>	3 - 9 μs <sup>(1,4)</sup>				

Legend: Shaded cells are outside of recommended range.

**Note 1:** The RC source has a typical TAD time of 6  $\mu$ s.

**2:** These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

## 16.4 A/D Conversions

Figure 16-3 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

## 16.5 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/ DONE bit will be set, starting the A/D conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

	TAD TAD1	l				TAD6						
TT	<b>b</b> 9	b8	b7	b6	b5	b4	b3	b2	b1	b0	b0	
	Conver	sion St	arts									
Hole	ding capa	citor is	discon	nected	trom a	inalog i	nput (t	ypically	<sup>,</sup> 100 n	s)		
Set C	GO bit			Ţ								

## FIGURE 16-3: A/D CONVERSION TAD CYCLES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
PIR2	_		_	_	BCLIF	LVDIF	TMR3IF	CCP2IF	0000	0000
PIE2	_		—	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000	0000
IPR2	_	_	_	—	BCLIP	LVDIP	TMR3IP	CCP2IP	0000	0000
ADRESH	A/D Result	t Register							xxxx xxxx	uuuu uuuu
ADRESL	A/D Result	t Register							xxxx xxxx	uuuu uuuu
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/ DONE	—	ADON	0000 00-0	0000 00-0
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	000	000
PORTA	_	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
TRISA	—	PORTA D	ata Directio	n Register					11 1111	11 1111
PORTE	_	—	_	—	_	RE2	RE1	RE0	000	000
LATE	—	_	_	—	—	LATE2	LATE1	LATE0	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE		PORTE Da	ata Directior	n bits	0000 -111	0000 -111

## TABLE 16-3: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.


## 17.0 LOW VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low Voltage Detect module.

This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source. The Low Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software, which minimizes the current consumption for the device.

Figure 17-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut-down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference TB - TA is the total time for shut-down.







The block diagram for the LVD module is shown in Figure 17-2. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 17-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).

## FIGURE 17-2: LOW VOLTAGE DETECT (LVD) BLOCK DIAGRAM



The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits LVDL3:LVDL0 are set to 1111. In this state, the comparator input is multiplexed from the external input pin LVDIN (Figure 17-3). This gives flexibility, because it allows a user to configure the Low Voltage Detect interrupt to occur at any voltage in the valid operating range.



## 17.1 Control Register

The Low Voltage Detect Control register controls the operation of the Low Voltage Detect circuitry.

## REGISTER 17-1: LVDCON REGISTER

	U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
	—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
	bit 7							bit 0
bit 7-6	Unimplem	nented: Read	d as '0'					
bit 5	IRVST: Int	IRVST: Internal Reference Voltage Stable Flag bit						
	1 = Indicat	1 = Indicates that the Low Voltage Detect logic will generate the interrupt flag at the						
		ed voltage ra						
		tes that the L ed voltage ra						t the
<b>L:4</b>	•	•	•		pi shoulu ho		1	
bit 4		ow Voltage E es LVD, powe						
			-					
bit 3-0	<ul> <li>Disables LVD, powers down LVD circuit</li> <li>LVDL3:LVDL0: Low Voltage Detection Limit bits</li> </ul>							
	1111 = External analog input is used (input comes from the LVDIN pin)							
	1110 = 4.5V  min. - 4.77V  max.							
	1101 = 4.2V min 4.45V max.							
	1100 = 4.0V min 4.24V max.							
	1011 = 3.8V  min. - 4.03V  max.							
	1010 = 3.6V  min. - 3.82V  max.							
	1001 = 3.5V min 3.71V max.							
		3V min 3.5						
		0V min 3.1						
		8V min 2.9 7V min 2.8						
		5V min 2.6						
		4V min 2.5						
		2V min 2.3						
	0001 = 2.0	0V min 2.1	2V max.					
	0000 = 1.8	8V min 1.9	1V max.					
	Note:		L0 modes w		n a trip point	below the v	alid operat	ing voltage

Legend:		
R = Readable bit	W =	= Writable bit
U = Unimplemented bit, re	ead as '0' - n	= Value at POR reset

## 17.2 Operation


Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVD-CON register), which selects the desired LVD Trip Point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared, or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 17-4 shows typical waveforms that the LVD module may be used to detect.



## FIGURE 17-4: LOW VOLTAGE DETECT WAVEFORMS

## 17.2.1 REFERENCE VOLTAGE SET POINT

The Internal Reference Voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 17-4.

## 17.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

## 17.3 Operation During SLEEP

When enabled, the LVD circuitry continues to operate during SLEEP. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from SLEEP. Device execution will continue from the interrupt vector address, if interrupts have been globally enabled.

## 17.4 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the LVD module to be turned off.

NOTES:

## 18.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC Selection
- RESET
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-circuit Serial Programming

All PIC18CXX2 devices have a Watchdog Timer, which is permanently enabled via the configuration bits or software-controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Powerup Timer (PWRT), which provides a fixed delay on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry. SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

## 18.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h - 3FFFFh), which can only be accessed using table reads and table writes.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300000h	CONFIG1L	CP	CP	CP	CP	CP	СР	CP	CP	1111 1111
300001h	CONFIG1H	_	_	OSCSEN	_	_	FOSC2	FOSC1	FOSC0	111111
300002h	CONFIG2L	_	_	_	_	BORV1	BORV0	BODEN	PWRTEN	1111
300003h	CONFIG2H	_	_	_	_	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300005h	CONFIG3H	_	_	_	_	—	_	_	CCP2MX	1
300006h	CONFIG4L	_	_	_	_	_	_	LVEN	STVREN	11
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	0000 0000
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0010

## TABLE 18-1: CONFIGURATION BITS AND DEVICE IDS

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'

REGISTER 18-1:	CONFIGU	RATION RE	GISTER 1 F	IIGH (CONI	FIG1H: BYT	E ADDRI	ESS 3000	01h)	
	R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1	
	Reserved	Reserved	OSCSEN		_	FOSC2	FOSC1	FOSC0	
	bit 7							bit 0	
bit 7-6	Reserved:	Read as '1'							
bit 5	OSCSEN: (	Oscillator Sys	stem Clock S	witch Enable	e bit				
		<ul> <li>1 = Oscillator system clock switch option is disabled (main oscillator is source)</li> <li>0 = Oscillator system clock switch option is enabled (oscillator switching is enabled)</li> </ul>							
bit 4-3	Unimplemented: Read as '0'								
bit 2-0	FOSC2:FOSC0: Oscillator Selection bits								
	<pre>111 = RC oscillator w/OSC2 configured as RA6 110 = HS oscillator with PLL enabled/Clock frequency = (4 x Fosc)</pre>								
		101 = EC oscillator w/OSC2 configured as RA6							
		scillator w/O	SC2 configur	ed as divide	-by-4 clock o	utput			
	011 = RC c								
		010 = HS oscillator 001 = XT oscillator							
	000 = LP o	scillator							
	Legend:								
	R = Readat	ole bit	P = Program	mable bit	U = Unimple	emented bi	t, read as '	0'	

## REGISTER 18-2: CONFIGURATION REGISTER 1 LOW (CONFIG1L: BYTE ADDRESS 300000h)

| R/P-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CP    |
| bit 7 |       |       |       |       |       |       | bit 0 |

- n = Value when device is unprogrammed u = Unchanged from programmed state

bit 7-0 CP: Code Protection bits (apply when in Code Protected Microcontroller mode)

1 = Program memory code protection off

0 = All of program memory code protected

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	ce is unprogrammed	u = Unchanged from programmed state

#### REGISTER 18-3: CONFIGURATION REGISTER 2 HIGH (CONFIG2H: BYTE ADDRESS 300003h)

	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1			
	—	_	—	—	WDTPS2	WDTPS1	WDTPS0	WDTEN			
	bit 7							bit 0			
4	Unimplen	n <b>ented:</b> Rea	d as '0'								
1		WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits									
	111 = 1:1										
	110 = 1:2 101 = 1:4										
	101 = 1.4 100 = 1.8										
	011 = 1:10										
	010 = 1:32	2									
	001 = 1:64	1									
	001 - 1.0	4									
	001 = 1.04 000 = 1.12										
	000 = 1:12 WDTEN: \	28 Watchdog Ti	mer Enable	bit							
	000 = 1:12 WDTEN: V 1 = WDT e	28 Watchdog Ti enabled									
	000 = 1:12 WDTEN: V 1 = WDT e	28 Watchdog Ti			/DTEN bit)						
	000 = 1:12 WDTEN: V 1 = WDT e	28 Watchdog Ti enabled			/DTEN bit)						
	000 = 1:12 WDTEN: V 1 = WDT 0 0 = WDT 0	28 Watchdog Ti enabled disabled (coi	ntrol is place			mplemented	d bit, read a	s '0'			
	000 = 1:12 <b>WDTEN:</b> V 1 = WDT ( 0 = WDT ( Legend: R = Reada	28 Watchdog Ti enabled disabled (coi	ntrol is place P = Progr	d on the SW	it U = Uni	•	d bit, read a				
	000 = 1:12 <b>WDTEN:</b> V 1 = WDT ( 0 = WDT ( Legend: R = Reada	28 Watchdog Ti enabled disabled (coi able bit	ntrol is place P = Progr	d on the SW	it U = Uni	•					
ł:	000 = 1:12 <b>WDTEN:</b> V 1 = WDT e 0 = WDT e Legend: R = Reada - n = Value	28 Watchdog Ti enabled disabled (cor able bit e when devic	ntrol is place P = Progr ce is unprogr	d on the SW rammable b ammed	it U = Uni	changed fror	m programm	ned state			
ŀ:	000 = 1:12 <b>WDTEN:</b> V 1 = WDT e 0 = WDT e Legend: R = Reada - n = Value	28 Watchdog Ti enabled disabled (cor able bit e when devic	ntrol is place P = Progr ce is unprogr	d on the SW rammable b ammed	it U = Uni u = Unc	changed fror	m programm	ned state			
:	000 = 1:12 <b>WDTEN:</b> V 1 = WDT 6 0 = WDT 6 Legend: R = Reada - n = Value <b>CONFIGU</b>	28 Watchdog Ti enabled disabled (cor able bit e when devic JRATION R	P = Progr P = Progr se is unprogr EGISTER 2	d on the SW rammable b ammed 2 LOW (CC	it U = Uni u = Unc DNFIG2L: B	changed from	m programm RESS 3000	ned state 02h)			

- bit 7-4 Unimplemented: Read as '0'
- bit 3-2 **BORV1:BORV0:** Brown-out Reset Voltage bits
  - 11 = VBOR set to 2.5V10 = VBOR set to 2.7V
  - 01 = VBOR set to 4.2V
  - 00 = VBOR set to 4.5V
- bit 1 BOREN: Brown-out Reset Enable bit<sup>(1)</sup>
  - 1 = Brown-out Reset enabled
  - 0 = Brown-out Reset disabled
  - **Note:** Enabling Brown-out Reset <u>automatically</u> enables the Power-up Timer (PWRT), regardless of the value of bit PWRTEN. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.
- bit 0 **PWRTEN:** Power-up Timer Enable bit<sup>(1)</sup>
  - 1 = PWRT disabled
  - 0 = PWRT enabled
  - **Note:** Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER

#### REGISTER 18-5: CONFIGURATION REGISTER 3 HIGH (CONFIG3H: BYTE ADDRESS 300005h)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1
—		—		—	—	_	CCP2MX
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 CCP2MX: CCP2 Mux bit

- 1 = CCP2 input/output is multiplexed with RC1
- 0 = CCP2 input/output is multiplexed with RB3

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devi	ce is unprogrammed	u = Unchanged from programmed state

#### REGISTER 18-6: CONFIGURATION REGISTER 4 LOW (CONFIG4L: BYTE ADDRESS 300006h)

U-0	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1
		_		_		Reserved	STVREN
bit 7							bit 0

- bit 7-2 Unimplemented: Read as '0'
- bit 1 Reserved: Maintain this bit set
- bit 0 STVREN: Stack Full/Underflow Reset Enable bit
  - 1 = Stack Full/Underflow will cause RESET
  - 0 = Stack Full/Underflow will not cause RESET

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devi	ce is unprogrammed	u = Unchanged from programmed state

### 18.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/ disables the operation of the WDT. The WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT postscaler may be assigned using the configuration bits.

**Note:** The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

Note: When a CLRWDT instruction is executed and the postscaler is assigned to the WDT, the postscaler count will be cleared, but the postscaler assignment is not changed.

#### 18.2.1 CONTROL REGISTER

Register 18-7 shows the WDTCON register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, only when the configuration bit has disabled the WDT.

#### **REGISTER 18-7: WDTCON REGISTER**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—	—	—	—	_	SWDTEN
bit 7							bit 0


#### bit 7-1 Unimplemented: Read as '0'

- bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit
  - 1 = Watchdog Timer is on
  - Watchdog Timer is turned off if the WDTEN configuration bit in the configuration register = '0'

Legend:	
R = Readable bit	W = Writable bit
U = Unimplemented bit, read as '0'	- n = Value at POR Reset

#### 18.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of device programming, by the value written to the CONFIG2H configuration register.





#### TABLE 18-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—	—	_	_	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	LWRT	—	RI	TO	PD	POR	BOR
WDTCON	—	_					_	SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

### 18.3 Power-down Mode (SLEEP)

Power-down mode is entered by executing a  $\ensuremath{\mathtt{SLEEP}}$  instruction.

If enabled, the Watchdog Timer will be cleared, but keeps running, the PD bit (RCON<3>) is cleared, the TO (RCON<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSs for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

#### 18.3.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change, or a Peripheral Interrupt.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write.
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
- 4. CCP capture mode interrupt.
- 5. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 6. MSSP (START/STOP) bit detect interrupt.
- MSSP transmit or receive in Slave mode (SPI/I<sup>2</sup>C).
- 8. USART RX or TX (Synchronous Slave mode).
- 9. A/D conversion (when A/D clock source is RC).

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and will cause a "wake-up". The TO and PD bits in the RCON register can be used to determine the cause of the device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared, if a WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 2) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.


#### 18.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.



Note 1: XT, HS or LP oscillator mode assumed.

2: GIE = '1' assumed. In this case, after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

3: TOST = 1024TOSC (drawing not to scale) This delay will not occur for RC and EC osc modes.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 18.4 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip Technology does not recommend code protecting windowed devices.

#### 18.5 ID Locations

Five memory locations (200000h - 200004h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are accessible during normal execution through the TBLRD instruction or during program/verify. The ID locations can be read when the device is code protected.

### 18.6 In-Circuit Serial Programming

PIC18CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

### **19.0 INSTRUCTION SET SUMMARY**

The PIC18CXXX instruction set adds many enhancements to the previous PIC instruction sets, while maintaining an easy migration from these PIC MCU instruction sets.

Most instructions are a single program memory word (16-bits), but there are three instructions that require two program memory locations.

Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- **Bit-oriented** operations
- Literal operations
- Control operations

The PIC18CXXX instruction set summary in Table 19-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 19-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '---')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the Call or Return instructions (specified by 's')
- The mode of the Table Read and Table Write instructions (specified by 'm')
- No operand required (specified by '---')

All instructions are a single word, except for three double word instructions. These three instructions were made double word instructions so that all the required information is available in these 32-bits. In the second word, the 4 MSb's are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two word branch instructions (if true) would take 3  $\mu$ s.

Figure 19-1 shows the general formats that the instructions can have.

All examples use the format `nnh' to represent a hexadecimal number, where `h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 19-2, lists the instructions recognized by the Microchip assembler (MPASM<sup>TM</sup>).

Section 19.1 provides a description of each instruction.

### TABLE 19-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7)
BSR	Bank Select Register. Used to select the current RAM bank.
d	Destination select bit;
	d = 0: store result in WREG,
dt.	d = 1: store result in file register f.
dest	Destination either the WREG register or the specified register file location 8-bit Register file address (0x00 to 0xFF)
f	
fs	12-bit Register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit Register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)
label	
mm	The mode of the TBLPTR register for the Table Read and Table Write instructions Only used with Table Read and Table Write instructions:
*	No Change to register (such as TBLPTR with Table reads and writes)
*+	Post-Increment register (such as TBLPTR with Table reads and writes)
	Post-Decrement register (such as TBLPTR with Table reads and writes) Pre-Increment register (such as TBLPTR with Table reads and writes)
+*	
n	The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions
PRODH	Product of Multiply high byte
PRODL	Product of Multiply low byte
S	Fast Call/Return mode select bit.
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
u	Unused or Unchanged
WREG	Working register (accumulator)
x	Don't care (0 or 1)
	The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a Program Memory location)
TABLAT	8-bit Table Latch
TOS	Top-of-Stack
PC	Program Counter
PCL	Program Counter Low Byte
PCH	Program Counter High Byte
PCLATH	Program Counter High Byte Latch
PCLATU	Program Counter Upper Byte Latch
GIE	Global Interrupt Enable bit
	Watchdog Timer
WDT TO	Time-out bit
PD	Power-down bit
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative
[]	Optional
	Contents
( )	
$\rightarrow$	Assigned to
< >	Register bit field In the set of
e	
italics	User defined term (font is courier)

Byte-oriented file register operations	Example Instruction
15 10 9 8 7 0	
OPCODE     d     a     f (FILE #)       d = 0 for result destination to be WREG register       d = 1 for result destination to be file register (f)       a = 0 to force Access Bank       a = 1 for BSR to select bank       f = 8-bit file register address	ADDWF MYREG, W, B
-	
Byte to Byte move operations (2-word)           15         12         11         0           OPCODE         f (Source FILE #)         15         12         11         0	MOVFF MYREG1, MYREG2
1111f (Destination FILE #)f = 12-bit file register address	
Bit-oriented file register operations	
15         12         11         9         8         7         0           OPCODE         b (BIT #)         a         f (FILE #)	BSF MYREG, bit, B
<ul> <li>b = 3-bit position of bit in file register (f)</li> <li>a = 0 to force Access Bank</li> <li>a = 1 for BSR to select bank</li> <li>f = 8-bit file register address</li> </ul>	
Literal operations	
15 8 7 0	
OPCODE     k (literal)       k = 8-bit immediate value	MOVLW 0x7F
Control operations	
CALL, GOTO and Branch operations 15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
n<19:8> (literal) S = Fast bit	
15         11         10         0           OPCODE         n<10:0> (literal)         0	BRA MYFUNC
15 8 7 0	
OPCODE n<7:0> (literal)	BC MYFUNC

#### TABLE 19-2: PIC18CXXX INSTRUCTION SET

Mnemonic,		Description	Ovelar	16-bit Instruction Word				Status	Netes
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED F	FILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0 u	f <sub>d</sub> (destination)2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
	6	borrow							
SUBWF	f, d, a	Subtract WREG from f	1		11da	ffff	ffff	C, DC, Z, OV, N	4 0
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	tttt	C, DC, Z, OV, N	1, 2
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1		10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110		ffff		None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Ζ, Ν	
	ITED FIL	E REGISTER OPERATIONS	1	r				1	
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnemo	Mnemonic, Description			16-k	oit Instr	uction V	Nord	Status	Notes
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
CONTROL	OPERA	TIONS		_					
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
ΒZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation (Note 4)	1	1111	xxxx	xxxx	xxxx	None	
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device RESET	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into standby mode	1	0000	0000	0000	0011	TO, PD	

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

TABLE 19-2:	PIC18CXXX INSTRUCTION SET	(CONTINUED)
-------------	---------------------------	-------------

Mnem	nonic,	Description	Cycles	16-bit Instruction Word			Status	Notes	
Oper	Operands		Cycles	MSb			LSb	Affected	Notes
LITERAL	OPERATI	ONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA ME		PROGRAM MEMORY OPERATI	ONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 <b>(5)</b>	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

#### **19.1** Instruction Set

ADD	DLW	ADD liter	ADD literal to WREG					
Synt	ax:	[ <i>label</i> ] A	[ <i>label</i> ] ADDLW k					
Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$					
Ope	ration:	(WREG) +	$k \rightarrow WF$	REG				
Statu	us Affected:	N,OV, C, I	DC, Z					
Encoding:		0000	1111	kkkk	kkkk			
Des	cription:	to the 8-bi	The contents of WREG are added to the 8-bit literal 'k' and the result is placed in WREG.					
Wor	ds:	1						
Cycl	es:	1	1					
QC	cycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k'	Proces Data	-	/rite to VREG			
Example:ADDLW $0x15$ Before InstructionWREG = $0x10$ After InstructionWREG = $0x25$								

ADDWF	ADD WR	EG to f				
Syntax:	[ label ] A	[ <i>label</i> ] ADDWF f [,d [,a] f [,d [,a]				
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:	(WREG) -	+ (f) $\rightarrow$ c	lest			
Status Affected:	N,OV, C,	DC, Z				
Encoding:	0010	01da	fff	f	ffff	
Description:	the result is 1, the re ister 'f' (de Access B	Add WREG to register 'f'. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in reg- ister 'f' (default). If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR is used.				
Words:	1					
Cycles:	1					
Q Cycle Activity						
Q1	Q2	Q3	3		Q4	
Decode	Read register 'f'	Proce Data			/rite to stination	
Example:	ADDWF	REG,	0, 0			
Before Instru	uction					
WREG REG	= 0x17 = 0xC2					
After Instruc	tion					
WDEC	- 0~09					

WREG	=	0xD9
REG	=	0xC2

ADDWFC ADD WREG and Carry bit to f						
Syntax:	[ label ] Al	DWFC	f [,d [,a	a]		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5				
Operation:	(WREG) +	$\cdot$ (f) + (C) $\rightarrow$	dest			
Status Affected:	N,OV, C, E	DC, Z				
Encoding:	0010	00da f	fff	ffff		
Words:	Description: Add WREG, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in data memory location 'f'. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not be overridden.					
	1					
Cycles: Q Cycle Activity Q1	Q3		Q4			
Decode	Q2 Read register 'f'	Process Data	Wi	rite to ination		
Example: Before Instru	ADDWFC	REG, 0,	1			

ANDLW	AND liter	al with \	WREG	
Syntax:	[label] A	NDLW	k	
Operands:	$0 \le k \le 25$	5		
Operation:	(WREG) .	AND. k -	$\rightarrow$ WREC	3
Status Affected:	N,Z			
Encoding:	0000	1011	kkkk	kkkk
Description:	The conte with the 8 placed in	-bit litera		
Words:	1			
Cycles:	1			
Q Cycle Activity	/:			
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Proce: Data	•••••••••••••••••••••••••••••••••••••••	Vrite to VREG
Example:	ANDLW	0x5F	<u>.</u>	

Carry	/ bit=	1
REG	=	0x02
WREG	=	0x4D
or Inctri	uction	

### After Instruction

Carry	bit=	0
REG	=	0x02
WREG	=	0x50

**Before Instruction** WREG = 0xA3

#### After Instruction

WREG =  $0 \times 03$ 

ANDWF	AND WRE	EG with f		BC	Branch if	Carry	
Syntax:	[ <i>label</i> ] A	NDWF f[	,d [,a]	Syntax:	[ <i>label</i> ] B	C n	
Operands:	$0 \le f \le 255$	5		Operands:	-128 ≤ n ≤	127	
	d ∈ [0,1] a ∈ [0,1]		Operation:	if carry bit (PC) + 2	is '1' $2 + 2n \rightarrow PC$	;	
Operation:	(WREG) .	AND. (f) $\rightarrow$ d	est	Status Affected	I: None		
Status Affected:			Encoding:	Encoding: 1110 0010 nn		nn nnnn	
Encoding:	0001	01da ffi	ff ffff	Description:	If the Carr	y bit is '1', th	nen the pro-
Description:	with regist is stored in result is st (default). I Bank will b	nts of WREG ter 'f'. If 'd' is in WREG. If 'd tored back in of 'a' is 0, the be selected. I not be overrid	0, the result d' is 1, the register 'f' Access f 'a' is 1, the	Words:	added to t have incre instructior PC+2+2n	omplement n he PC. Sind emented to f n, the new ac	umber '2n' is ce the PC will etch the next ddress will be ction is then n.
Words:	1			Cycles:	1(2)		
Cycles:	1			Q Cycle Activi			
Q Cycle Activity:				If Jump:			
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination	Decode	Read literal 'n'	Process Data	Write to PC
Example:	ANDWF	REG, 0, 0		No operation	No operation	No operation	No operation
Before Instru				If No Jump:			
WREG	$= 0 \times 17$			Q1	Q2	Q3	Q4
REG	= 0x17 = 0xC2			Decode	Read literal 'n'	Process	No
After Instruct	ion				П	Data	operation
WREG REG	= 0x02 = 0xC2			Example:	HERE	BC 5	
				Before Ins		ldress (HER	
				PC	= au	luiess (HER	LE)

If Carry PC If Carry PC

= = = l; address (HERE+12) 0; address (HERE+2)

BCF	Bit Clear f
Syntax:	[ <i>label</i> ] BCF f,b[,a]
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]
Operation:	$0 \rightarrow f < b >$
Status Affected:	None
Encoding:	1001 bbba ffff ffff
Description:	Bit 'b' in register 'f' is cleared. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).
Words:	1
Cycles:	1
Q Cycle Activity	:
Q1	Q2 Q3 Q4
Decode	Read         Process         Write           register 'f'         Data         register 'f'
Example: Before Instru FLAG_RI After Instruc	EG = 0xC7
/	EG = 0x47

BN	Branch if	Negative				
Syntax:	[ <i>label</i> ] B	Nn				
Operands:	-128 ≤ n ≤	$\textbf{-128} \leq n \leq 127$				
Operation:	•	if negative bit is '1' (PC) + 2 + 2n $\rightarrow$ PC				
Status Affected:	None	None				
Encoding:	1110	0110 nn	nn nnnn			
	The 2's co added to the have incre- instruction PC+2+2n.	vill branch. Implement n he PC. Since mented to fe the new ad This instruction	e the PC wi etch the new dress will b ction is ther			
Words:	1					
Cycles:	1(2)					
Q Cycle Activity If Jump:	<u>/:</u>					
Q1	Q2	Q3	Q4			
Decode	Read literal 'n'	Process Data	Write to PC			
No	No	No	No			
operation	operation	operation	operation			
If No Jump:			•			
Q1	Q2	Q3	Q4			
Decode	Read literal 'n'	Process Data	No operation			
L		2414	- eperation			
Example:	HERE	BN Jump				
Before Instr	uction					
PC	- ad	dress (HER	F)			

PC	=	address	(HERE)
After In	struction		
	Negative = PC = Negative = PC =	address 0;	(Jump) (HERE+2)

BNC	;	Branch if	Not Carry		BNN	I	Branch if	Not Nega	tive			
Synt	ax:	[label] B	-		Synt	ax:	[label] B	•				
	rands:	 -128 < n < 127				rands:		-128 < n < 127				
•	ration:	if carry bit is '0' (PC) + 2 + 2n $\rightarrow$ PC			•	ration:	0	if negative bit is '0' (PC) + 2 + 2n $\rightarrow$ PC				
Statu	is Affected:	None			Statu	us Affected:	None	None				
Enco	oding:	1110	0011 nn	nn nnnn	Enco	oding:	1110	0111 r	ınnn	nnnn		
Desc	cription:	If the Carry bit is '0', then the pro- gram will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.		gram will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then		gram will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then		cription:	program v The 2's co added to t have incre instruction PC+2+2n	ative bit is will branch. omplement he PC. Sin emented to h, the new a . This instri e instruction	numbo nce the fetch addres	er '2n' is e PC will the next s will be
Word	ds:	1			Wore	ds:	1					
Cycl	es:	1(2)			Cycl	es:	1(2)					
	ycle Activity: imp:	:				ycle Activity						
-	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Wri	te to PC		
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	op	No eration		
lf No	o Jump:	oporation	oporation	oporation	lf N	o Jump:	oporation	oporation	00	oration		
	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	ор	No eration		
	n <u>ple</u> : Before Instru PC After Instruc	= ad	BNC Jump dress (HER			nple: Before Instru PC After Instruc	= ac	BNN Jun Idress (HI	-			
	If Carr PC If Carr PC	ry = 0; = ad ry = 1;	dress (Jum dress (HER	-		If Neg PC If Neg PC	ative= 0; = ac ative= 1;	ldress (Ju	-			

BNC	<b>V</b>	Branch if	Branch if Not Overflow						
Synt	ax:	[ <i>label</i> ] B	[ <i>label</i> ] BNOV n						
Ope	rands:	-128 ≤ n ≤	$-128 \le n \le 127$						
Operation:			if overflow bit is '0' (PC) + 2 + 2n $\rightarrow$ PC						
Status Affected:		None	None						
Enco	oding:	1110	0101 nr	inn nnnn					
Description:		program w The 2's co added to t have incre instruction PC+2+2n.	mplement n he PC. Sind mented to f , the new ad	number '2n' is ce the PC will etch the next ddress will be ction is then					
Word	ds:	1	1						
Cycl	es:	1(2)	1(2)						
	ycle Activity: ump: Q1	Q2	Q3	Q4					
1		Read literal	Process	Write to PC					
	Decode	'n'	Data						
	No	No	No	No					
	operation	operation	operation	operation					
If No	o Jump:			•					
1	Q1	Q2	Q3	Q4					
	Decode	Read literal 'n'	Process Data	No operation					
		- 11	Dala	operation					
<u>Exar</u>	<u>mple</u> :	HERE	BNOV Jum	2					
	Before Instru PC After Instruc If Over PC If Over PC	= ad tion flow= 0; = ad flow= 1;	dress (HEF dress (Jum dress (HEF						

BNZ	Branch if	Not Ze	ro		
Syntax:	[ <i>label</i> ] B	[ <i>label</i> ] BNZ n			
Operands:	-128 ≤ n ≤	$-128 \le n \le 127$			
Operation:		if zero bit is '0' (PC) + 2 + 2n $\rightarrow$ PC			
Status Affected:	None				
Encoding:	1110	1110 0001 nnnn nnnn			
	The 2's co added to t have incre instruction PC+2+2n a two-cycl	the PC. emented n, the ne . This in	Since I to feto w add istruct	the PC w ch the ne ress will b	
Words:	1				
Cycles: Q Cycle Activity If Jump:	1(2) /:				
Q1	Q2	Q3	3	Q4	
Decode	Read literal 'n'	Proce Data		Write to P	
No	No	No		No	
operation	operation	operat	ion	operation	
If No Jump:					
Q1	Q2	Q3	3	Q4	
Decode	Read literal 'n'	Proce Data		No operation	
Example:	HERE	BNZ	Jump		
Before Instr	uction				
PC	= ac	ldress	(HERE	)	

PC	=	address	(HERE)
After Instruction			
If Zero	=	0;	
PC	=	address	(Jump)
If Zero	=	1;	
PC	=	address	(HERE+2)

BRA	A Contraction of the second seco	Unconditi	ional Branc	h	BSF		Bit Set f		
Synt	tax:	[ <i>label</i> ] B	RA n		Syntax:		[ <i>label</i> ] B	SF f,b[,a]	
Ope	rands:	-1024 ≤ n	≤ 1023	≤ 1023 Operands:		ds:	$0 \leq f \leq 255$		
Ope	ration:	(PC) + 2 +	$2n \rightarrow PC$				$0 \le b \le 7$		
Statu	us Affected: None		Operatio			a ∈ [0,1]			
Enco	oding:	1101 Onnn nnnn nnnn		•	Operation:	$1 \rightarrow 1 < 0 >$ None	$1 \rightarrow f < b >$		
Dese	Description: Add the 2's complement number			Status Affected:					
			PC. Since t		Encodin	•	1000	bbba ffi	
		instruction	, the new ad This instruc	etch the next dress will be ction is a two-	Descript	lion:	Access Ba riding the B the bank w	BSR value. If /ill be selecte	et. If 'a' is 0 elected, over- a' = 1, then ed as per the
Wor	ds:	1					BSR value	).	
Cycl	es:	2			Words:		1		
QC	Cycle Activity	:			Cycles:		1		
	Q1	Q2	Q3	Q4	Q Cycle	e Activity	:		
	Decode	Read literal	Process	Write to PC		Q1	Q2	Q3	Q4
	No	'n' No	Data No	No	C	ecode	Read register 'f'	Process Data	Write register 'f'
	operation	operation	operation	operation					
					Example	<u>ə</u> :	BSF F	LAG_REG, 7	, 1
<u>Exar</u>	mple:	HERE	BRA Jump		Bef	ore Instru		0.7	
	Before Instru	uction			۸fte	FLAG_RI		UA	
	PC		dress (HER	E)	Alle	FLAG RI		8A	
	After Instruc		drogg (Term	~ )				-	
	PC	= ad	dress (Jum	p)					

BTF	SC	Bit Test Fi	Bit Test File, Skip if Clear				
Synta	ax:	[label] B1	FSC f,b[,a]				
Oper	ands:	$\begin{array}{l} 0\leq f\leq 255\\ 0\leq b\leq 7\\ a\in [0,1] \end{array}$	$0 \le b \le 7$				
Oper	ation:	skip if (f <b< td=""><td>&gt;) = 0</td><td></td></b<>	>) = 0				
Statu	is Affected:	None					
Enco	ding:	1011	bbba ff	ff ffff			
Desc	ription:	next instruct If bit 'b' is 0 fetched dur execution i executed in cycle instru Access Bar riding the E	egister 'f' is 0 ction is skippo , then the ne ring the curre s discarded, astead, makin uction. If 'a' is nk will be selected (default)	ed. xt instruction nt instruction and a NOP is ng this a two- 0, the ected, over- 'a' = 1, then			
Word	ls.	1	(deladit).				
Cycle	es:		cles if skip ar 2-word instr				
QC	ycle Activity:						
г	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	No operation			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
المعاد	operation	operation	operation	operation			
II SK	ip and follow Q1	Q2	Q3	Q4			
Ī	No	No	No	No			
	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
Exan	nple:	HERE B' FALSE : TRUE :		, 1, 0			
I	PC PC		lress (HERE	)			
	After Instructi			,			
	If FLAG PC If FLAG PC	<1> = 0; = add <1> = 1;	lress (TRUE lress (FALS)				

_		Bit Test Fi			
Synt	ax:	[ <i>label</i> ] BTFSS f,b[,a]			
Ope	rands:	$0 \le f \le 255$			
		$0 \le b < 7$			
_		a ∈ [0,1]			
Ope	ration:	skip if (f <b< td=""><td>&gt;) = 1</td><td></td></b<>	>) = 1		
Status Affected:		None			
Enco	oding:	1010	bbba ffi	ff ffff	
Words: Cycles:		If bit 'b' is 1 fetched dur tion execut NOP is exer a two-cycle Access Ba riding the E the bank w BSR value	, then the nex- ring the curre- ion, is discard cuted instead a instruction. I nk will be sele 3SR value. If ill be selected	kt instruction nt instruc- ded and a , making this f 'a' is 0, the ected, over- a' = 1, then	
Cyci	es:	1(2) Note: 3 c	cycles if skip a	and followed	
Cyci	es:	Note: 3 c	cycles if skip a a 2-word inst		
	es: Cycle Activity:	Note: 3 c			
		Note: 3 c			
	Cycle Activity:	Note: 3 c by Q2 Read	a 2-word inst	ruction. Q4 No	
QC	Cycle Activity: Q1 Decode	Note: 3 c by	a 2-word inst Q3	ruction. Q4	
	Cycle Activity: Q1 Decode	Note: 3 c by Q2 Read register 'f'	a 2-word inst Q3 Process Data	Ruction. Q4 No operation	
QC	Cycle Activity: Q1 Decode kip: Q1	Note: 3 c by Q2 Read register f' Q2	Q3 Process Data Q3	Ruction. Q4 No operation Q4	
QC	Cycle Activity: Q1 Decode	Note: 3 c by Q2 Read register 'f'	a 2-word inst Q3 Process Data	Ruction. Q4 No operation	
Q C	Cycle Activity: Q1 Decode cip: Q1 No	Note: 3 d by Q2 Read register 'f' Q2 No operation	a 2-word inst Q3 Process Data Q3 No operation	Representation of the second s	
Q C	cycle Activity: Q1 Decode cip: Q1 No operation	Note: 3 d by Q2 Read register 'f' Q2 No operation	a 2-word inst Q3 Process Data Q3 No operation	Representation of the second s	
Q C	Cycle Activity: Q1 Decode (ip: Q1 No operation (ip and follow Q1 No	Note: 3 d by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No	Q3 Process Data Q3 No operation instruction: Q3 No	ruction. Q4 No operation Q4 No operation Q4 No	
Q C	Cycle Activity: Q1 Decode kip: Q1 No operation kip and follow Q1 No operation	Note: 3 d by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation	Q3 Process Data Q3 No operation instruction: Q3 No operation	Received a constraint of the second s	
Q C	Cycle Activity: Q1 Decode cip: Q1 No operation kip and follow Q1 No operation No	Note: 3 d by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No	a 2-word inst Q3 Process Data Q3 No operation Instruction: Q3 No operation No	Received a constraint of the second s	
Q C	Cycle Activity: Q1 Decode kip: Q1 No operation kip and follow Q1 No operation	Note: 3 d by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation	Q3 Process Data Q3 No operation instruction: Q3 No operation	Received a constraint of the second s	
Q C If sk	Cycle Activity: Q1 Decode cip: Q1 No operation kip and follow Q1 No operation No	Note: 3 d by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation	a 2-word inst Q3 Process Data Q3 No operation No operation No operation	Received a constraint of the second s	
Q C If sk If sk	cycle Activity: Q1 Decode cip: Q1 No operation cip and follow Q1 No operation No operation	Note: 3 d by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation HERE B' FALSE : TRUE :	a 2-word inst Q3 Process Data Q3 No operation No operation No operation	Received and a construction.	
Q C If sk If sk	Cycle Activity: Q1 Decode (ip: Q1 No operation No operation No operation Mo	Note: 3 d by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation No operation	a 2-word inst Q3 Process Data Q3 No operation No operation No operation	Q4         No         operation         No         operation         No         operation         No         operation         No         operation	
Q C If sk If sk	Cycle Activity: Q1 Decode cip: Q1 No operation kip and follow Q1 No operation No operation Mo operation PC After Instruction	Note: 3 d by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation HERE B' FALSE : TRUE : true : ction = add	A 2-word inst Q3 Process Data Q3 No operation No operation No operation	Q4         No         operation         No         operation         No         operation         No         operation         No         operation	
Q C If sk If sk	Cycle Activity: Q1 Decode cip: Q1 No operation kip and follow Q1 No operation No operation nple: Before Instru	Note: 3 d by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation No operation HERE B' FALSE : TRUE : Ction = add con <1> = 0;	A 2-word inst Q3 Process Data Q3 No operation No operation No operation	Received a series of the serie	

address (HERE)

address (Jump)

0; address (HERE+2)

BTG		Bit Toggl	e f		ВС	v	Branch if	Overflow			
Synt	ax:	[label] B	STG f,b[,a]		Sy	ntax:	[ <i>label</i> ] B	OV n			
Oper	rands:	0 ≤ f ≤ 25	$0 \le f \le 255$			erands:	-128 ≤ n ≤	-128 ≤ n ≤ 127			
		0 ≤ b < 7 a ∈ [0,1]				eration:		if overflow bit is '1' (PC) + 2 + 2n $\rightarrow$ PC			
Oper	ration:	$(\overline{f} < b >) \rightarrow 1$				atus Affected:	None				
Statu	us Affected:	None			En	coding:	1110	0100 nn	nn nnnn		
Enco	oding:	0111	bbba f	fff ffff		scription:	If the Ove	rflow bit is '1	, then the		
Desc	cription:	inverted. I will be sel value. If 'a	Bit 'b' in data memory location 'f' is nverted. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value default).				program will branch. The 2's complement number '2n added to the PC. Since the PC have incremented to fetch the n instruction, the new address will PC+2+2n. This instruction is the				
Word	ds:	1					a two-cycl	e instruction			
Cycl	es:	1			Wo	ords:	1				
QC	vcle Activity				Су	cles:	1(2)				
	Q1	Q2	Q3	Q4		Cycle Activity	<i>r</i> :				
	Decode	Read register 'f'	Process Data	Write register 'f'	lf -	Jump: Q1	Q2	Q3	Q4		
Exar	nole:		PORTC, 4,			Decode	Read literal 'n'	Process Data	Write to PC		
	Before Instru			•		No	No	No	No		
	PORTC		0101 [0x75]		14	operation	operation	operation	operation		
	After Instruc	tion:			If	No Jump:	00	00	04		
	PORTC	= 0110 (	0101 [0x65]			Q1 Decode	Q2 Read literal	Q3 Process	Q4 No		
						Decode	'n'	Data	operation		
					<u>Ex</u>	ample:	HERE	BOV Jump			

**Before Instruction** PC

After Instruction If Overflow=

=

PC =

If Overflow= PC =

1;

$\begin{tabular}{ c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $	3Z		Branch if Zero				
Operation:if Zero bit is '1' (PC) + 2 + 2n $\rightarrow$ PCStatus Affected:NoneEncoding:11100000nmmDescription:If the Zero bit is '1', then for gram will branch. The 2's complement num added to the PC. Since to have incremented to fetch instruction, the new addred PC+2+2n. This instruction a two-cycle instruction.Words:1Cycles:1(2)Q Cycle Activity: If Jump:1Q1Q2Q3DecodeRead literal No No operationProcess No OperationIf No Jump:Q1Q2Q3DecodeRead literal No No OperationProcess OperationIf No Jump:Q1Q2Q3DecodeRead literal No No OperationProcess OperationIf No Jump:Q1Q2Q3DecodeRead literal No OperationProcess OperationIf No Jump:Q1Q2Q3DecodeRead literal No OperationProcess OperationPC=address (HERE)After Instruction If Zero PC=1; PCIf Zero PC=1; Address (Jump)	Synta	ax:	[label] B	[ <i>label</i> ] BZ n			
$(PC) + 2 + 2n \rightarrow PC$ Status Affected: None Encoding: 1110 0000 nnnn Description: If the Zero bit is '1', then the gram will branch. The 2's complement num added to the PC. Since the have incremented to fetch instruction, the new addred PC+2+2n. This instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: If Jump: Q1 Q2 Q3 $Q1 Q2 Q3$ Decode Read literal Process M No No No O Operation Operation Operation O If No Jump: Q1 Q2 Q3 $Q1 Q2 Q3$ Example: HERE BZ Jump Before Instruction PC = address (HERE) After Instruction If Zero = 1; PC = address (Jump)	Oper	ands:	-128 ≤ n ≤	127			
Encoding:11100000nmmDescription:If the Zero bit is '1', then the gram will branch. The 2's complement num added to the PC. Since the have incremented to fetch instruction, the new addred PC+2+2n. This instruction.Words:1Cycles:1(2)Q Cycle Activity: If Jump:1Q1Q2Q3DecodeRead literal In'Process DataNoNoNooperationoperationoperationoperationIf No Jump:Q1Q2Q3DecodeRead literal In'PCaddress(HERE)After Instruction PC=After Instruction If Zero1; PCIf Zero=1; PCPC=addressIf Zero=1; PCPC=addressIf Zero=1; PCPC=addressIf Zero=1; PCPC=addressPC=addressIf Zero=1; PCPC=addressPC=addressPC=addressPC=addressPC=addressPC=addressPC=addressPC=addressPC=addressPC=addressPC=addressPC=addressPC=add	Oper	ation:		-			
Description: If the Zero bit is '1', then the gram will branch. The 2's complement num added to the PC. Since the have incremented to fetch instruction, the new addres PC+2+2n. This instruction. Words: 1 Cycles: 1 Cycles: 1 Q Cycle Activity: If Jump: Q1 Q2 Q3 Decode Read literal Process M 'n' Data M operation operation operation of the second operation operation operation operation operation of the second operation	Status Affected:		None				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Inco	oding:	1110	0000 nnr	in nnnn		
Words:1Cycles:1(2)Q Cycle Activity:If Jump:Q1Q2Q3DecodeRead literalProcessM'n'DataNoNooperationoperationoperationoperationoperationoperationIf No Jump:Q1Q2Q3DecodeRead literalPcProcess'n'DataDecodeRead literal'n'DataDecodeRead literal'n'DataDecodeRead literal'n'DataC=address(HERE)After InstructionIf ZeroIf Zero=If Zero=1f Zero= <t< td=""><td>Desc</td><td>ription:</td><td>gram will t The 2's co added to t have incre instruction PC+2+2n.</td><td>branch. Implement number PC. Since Immented to fe the new add This instruct</td><td>umber '2n' is e the PC will etch the next dress will be etion is then</td></t<>	Desc	ription:	gram will t The 2's co added to t have incre instruction PC+2+2n.	branch. Implement number PC. Since Immented to fe the new add This instruct	umber '2n' is e the PC will etch the next dress will be etion is then		
Q Cycle Activity: If Jump: Q1 Q2 Q3 Decode Read literal Process M 'n' Data No operation operation operation of If No Jump: Q1 Q2 Q3 Decode Read literal Process 'n' Data of Example: HERE BZ Jump Before Instruction PC = address (HERE) After Instruction If Zero = 1; PC = address (Jump)	Vord	ls:	•				
Q Cycle Activity: If Jump: Q1 Q2 Q3 Decode Read literal Process M 'n' Data No operation operation operation of If No Jump: Q1 Q2 Q3 Decode Read literal Process 'n' Data of Example: HERE BZ Jump Before Instruction PC = address (HERE) After Instruction If Zero = 1; PC = address (Jump)			1(2)				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		ycle Activity:	. ,				
$\begin{tabular}{ c c c c c c } \hline & & & & & & & & & & & & & & & & & & $		•	Q2	Q3	Q4		
Item     Item       operation     operation       operation     operation       operation     operation       If No Jump:       Q1     Q2       Decode     Read literal       Process       'n'     Data       Decode     Read literal       Process     'n'       Data     of       Example:     HERE       Before Instruction       PC     =       After Instruction       If Zero     =       PC     =       address (Jump)		Decode			Write to PC		
If No Jump: Q1 Q2 Q3 Decode Read literal Process 'n' Data of Example: HERE BZ Jump Before Instruction PC = address (HERE) After Instruction If Zero = 1; PC = address (Jump)	Ī				No		
Q1     Q2     Q3       Decode     Read literal 'n'     Process Data       Example:     HERE     BZ       Before Instruction       PC     =       After Instruction       If Zero     =       PC     =       address (Jump)			operation	operation	operation		
Decode     Read literal 'n'     Process Data       Example:     HERE     BZ       Before Instruction       PC     =       After Instruction       If     Zero       PC     =       address     (Jump)		•	Q2	Q3	Q4		
Before Instruction PC = address (HERE) After Instruction If Zero = 1; PC = address (Jump)		Decode		Process	No operation		
PC = address (HERE) After Instruction If Zero = 1; PC = address (Jump)	Exam	nple:	HERE	BZ Jump			
After Instruction If Zero = 1; PC = address (Jump)	E						
If Zero = 1; PC = address (Jump)		20		aress (HERI	±)		
II Zero = 0; PC = address (HERE+2	,	If Zerc PC If Zerc	$\begin{array}{rcl} & = & 1; \\ & = & ad \\ & = & 0; \end{array}$	_	-		

		ne Call			
Syntax:	[label] (	CALL k	: [,s]		
Operands:	$0 \le k \le 10$	48575			
	s ∈ [0,1]				
Operation:	(PC) + 4 -				
	$k \rightarrow PC < 2$ if s = 1	20:1>,			
	(WREG) -	→WS			
	(STATUS)		TUSS	5,	
	$(BSR) \rightarrow$	BSRS			
Status Affected:	None				
Encoding:					
1st word (k<7:0>)		110s	k <sub>7</sub> kl		kkkk <sub>0</sub>
2nd word(k<19:8> Description:	Subroutin	k <sub>19</sub> kkk	kkk		kkkk <sub>8</sub>
	return stad STATUS a also push shadow re and BSRS	and BSF ed into t egisters,	R regis heir r WS,	sters espe STA	s are ective
Words: Cycles: O Cycle Activity:	occurs (de value 'k' is CALL is a 2 2	efault). T s loaded	Then t into	the 2 PC<	date 20-bit :20:1>.
Cycles: Q Cycle Activity:	occurs (de value 'k' is CALL is a 2 2	efault). 1 s loaded two-cyc	Then t I into I Ile ins	the 2 PC<	date 20-bit 20:1>. tion.
Cycles:	occurs (de value 'k' is CALL is a 2	efault). T s loaded	Then t   into    :le ins	the 2 PC< truc	date 20-bit :20:1>.
Cycles: Q Cycle Activity: Q1	occurs (de value 'k' is CALL is a 2 2 Q2	efault). 1 s loaded two-cyc	Then t   into     int	the 2 PC< truc Rea 'k'	date 20-bit :20:1>. tion. Q4 ad literal <19:8>,
Cycles: Q Cycle Activity: Q1 Decode	occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>,	efault). 1 s loaded two-cyc Q3 Push P stac	Then f   into    :le ins 	the 2 PC< truc Rea 'k'	date 20-bit :20:1>. tion. Q4 ad literal <19:8>, te to PC
Cycles: Q Cycle Activity: Q1 Decode No	occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>,	efault). 1 s loaded two-cyc Q3 Push P stac No	Then f   into    :le ins 	Rea 'k'<	date 20-bit 20:1>. tion. Q4 ad literal <19:8>, te to PC No
Cycles: Q Cycle Activity: Q1 Decode	occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>,	efault). 1 s loaded two-cyc Q3 Push P stac	Then f   into    :le ins 	Rea 'k'<	date 20-bit :20:1>. tion. Q4 ad literal <19:8>, te to PC
Cycles: Q Cycle Activity: Q1 Decode No	occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>,	efault). 1 s loaded two-cyc Q3 Push P stac No	Then f   into    :le ins 	Rea 'k'- op	date 20-bit 20:1>. tion. d literal 19:8>, te to PC No eration
Cycles: Q Cycle Activity: Q1 Decode No operation	occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation	efault). 1 s loaded two-cyc Push P stac No operat	Then 1   into     int	Rea 'k'- op	date 20-bit 20:1>. tion. d literal 19:8>, te to PC No eration
Cycles: Q Cycle Activity: Q1 Decode No operation Example:	occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation	efault). 1 s loaded two-cyc Qa Push P stac No operat	Then 1   into     int	Rea 'k'- op	date 20-bit 20:1>. tion. d literal 19:8>, te to PC No eration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instru	occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation HERE ction Address (Hi	efault). 1 s loaded two-cyc Push P stac Operat CALL ERE)	Then 1   into     int	Rea 'k'- op	date 20-bit 20:1>. tion. d literal 19:8>, te to PC No eration

BSRS= BSR STATUSS = STATUS

CLR	F	Clear f	CLRWDT	Clear Watchdog Timer
Synt	ax:	[ <i>label</i> ] CLRF f [,a]	Syntax:	[label] CLRWDT
Ope	rands:	$0 \leq f \leq 255$	Operands:	None
		a ∈ [0,1]	Operation:	$000h \rightarrow WDT$ ,
Ope	ration:	$000h \rightarrow f$		$000h \rightarrow WDT$ postscaler,
		$1 \rightarrow Z$		$1 \rightarrow \underline{TO},$ $1 \rightarrow \overline{PD}$
	us Affected:	Z	Status Affected:	TO, PD
	oding:	0110 101a ffff ffff	Encoding:	0000 0000 0000 0100
Des	cription:	Clears the contents of the specified	U U	CLRWDT instruction resets the
		register. If 'a' is 0, the Access Bank will be selected, overriding the BSR	Description:	Watchdog Timer. It also resets the
		value. If 'a' = 1, then the bank will		postscaler of the WDT. Status bits
		be selected as per the BSR value		TO and PD are set.
		(default).	Words:	1
Wor		1	Cycles:	1
Cycl	es:	1	Q Cycle Activity:	:
QC	Cycle Activity:		Q1	Q2 Q3 Q4
	Q1	Q2 Q3 Q4 Read Process Write	Decode	No Process No operation Data operation
	Decode	Read         Process         Write           register 'f'         Data         register 'f'		
	L I		Example:	CLRWDT
<u>Exa</u>	<u>mple</u> :	CLRF FLAG_REG,1	Before Instru	uction
	Before Instru	iction	WDT cou	unter = ?
	FLAG_RE		After Instruct	
	After Instruct		WDT COU WDT Pos	unter = $0 \times 00$ stscaler = $0$
	LUVQ_KE		TO PD	= 1 = 1
			FD	= 1

COMF	Complement f	CPFSEQ	Compare skip if f =	f with WRE WREG	З,
Syntax:	[ <i>label</i> ] COMF f[,d[,a]	Syntax:	[label] C	PFSEQ f	,a]
Operands:	$0 \le f \le 255$	Operands:	$0 \le f \le 255$	5	
	d ∈ [0,1] a ∈ [0,1]		a ∈ [0,1]		
Operation:	$(\overline{f}) \rightarrow dest$	Operation:	(f) – (WRE skip if (f) = (unsigned		
Status Affected:	N,Z	Status Affected:	None	companson	
Encoding:	0001 11da ffff ffff			001a ff	
Description:	The contents of register 'f' are com- plemented. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BCR value (default)	Encoding: Description:	memory lo of WREG unsigned s If 'f' = WRI instruction is execute	001a fff the contents ocation 'f' to the by performin subtraction. EG, then the is discarded d instead, m	s of data he contents g an fetched l and a NOP aking this a
	BSR value (default).			instruction. If	lected, over-
Words:	1				a' = 1, then
Cycles:	1			ill be selecte	ed as per the
Q Cycle Activity:	00 00 01		BSR value	e (default).	
Q1 Decode	Q2 Q3 Q4 Read Process Write to	Words:	1		
Decode	register 'f' Data destination	Cycles:	1(2)	voloo if okin i	and followed
Example:	COMF REG, 0, 0			a 2-word inst	
Before Instru	ction	Q Cycle Activity:	-		
REG	= 0x13	Q1	Q2	Q3	Q4
After Instruct	ION = 0x13	Decode	Read	Process	No
WREG	= 0xEC	If alvin:	register 'f'	Data	operation
		If skip: Q1	Q2	Q3	Q4
		No	No	No	No
		operation	operation	operation	operation
		If skip and follow	ed by 2-wore	d instruction:	
		Q1	Q2	Q3	Q4
		No operation	No operation	No operation	No operation
		No	No	No	No
		operation	operation	operation	operation
		<u>Example</u> :	HERE NEQUAL EQUAL	CPFSEQ REG :	;, O
		Before Instru PC Addr WREG REG After Instruct If REG PC If REG	ress = HE = ? = ? tion = WR = Ad	RE EG; dress (EQU/ EG;	AL)
		PC	= Ad	dress (NEQU	JAL)

CPFSGT	Compare skip if f >	f with WREG WREG	Э,	CPFSLI
Syntax:	[label] C	CPFSGT f[	,a]	Syntax:
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]		
Operation:	(f) – (WRE skip if (f) > (unsigned			Operatio
Status Affected:	None			Status A
Encoding:	0110	010a fff	f ffff	Encodin
Description:	memory lc of the WR unsigned s If the content fetched ins a NOP is et this a two- 0, the Acc selected, c If 'a' = 1, th selected a	Compares the contents of data memory location 'f' to the contents of the WREG by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value		
Words:	(default). 1			Cycles:
Cycles:	1(2)			
Q Cycle Activity:	Note: 3 c	cycles if skip a 2-word ins		Q Cycle
Q1	Q2	Q3	Q4	_
Decode	Read register 'f'	Process Data	No operation	If skip:
If skip:				
Q1	Q2	Q3	Q4	op
No operation	No operation	No operation	No operation	lf skip a
If skip and follow				·
Q1	Q2	Q3	Q4	ор
No	No	No	No	
operation	operation	operation	operation	ор
No operation	No operation	No operation	No operation	Eveneel
Example:	HERE NGREATER GREATER	CPFSGT RE :		Example Bef
Before Instru	ction			
PC		dress (HERH	Ξ)	Afte
WREG	= ?			
After Instruct		FC.		
If REG PC If REG PC	= Ad ≤ WR	EG; dress (GRE EG; dress (NGRI		

PF	SLT	Compare skip if f <	f with WRE WREG	G,	
ynt	ax:	[label] C	PFSLT f[,	,a]	
pei	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5	-	
pei	ration:	(f) – (WRE skip if (f) <	(WREG)		
- 4.			comparison)	)	
	is Affected:	None			
	oding:	0110	000a ff:		
esc	pription:	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' are less than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not			
	Ja .		den (default)		
oro'.		1			
ycl Q C	ycle Activity: Q1	by	ycles if skip a a 2-word ins <sup>:</sup> Q3	and followed truction. Q4	
	Decode	Read	Process	No	
		register 'f'	Data	operation	
sk	· .	•			
1	Q1	Q2	Q3	Q4	
	No operation	No operation	No operation	No operation	
<sup>:</sup> sk		red by 2-word		· · ·	
2.1	Q1	Q2	Q3	Q4	
	No	No	No	No	
	operation	operation	operation	operation	
	No	No	No	No	
xar	operation nple:	NLESS	operation	operation	
	Before Instru	iction = Ad	dress (HER:	E)	
	W After Instruct	= ?			
	After Instruct		Da		
	If REG PC	< WR = Ad	EG; dress (LES:	S)	
	If REG	$\geq$ WR	EG;		
	PC	= Ad	dress (NLE	SS)	

DAW	I	D	ecimal A	Adjust WRE	G Register
Synt	ax:	[la	abel] DA	AM	
Oper	rands:	No	one		
Oper	ration:	(V el:	VREG<3 se		[DC = 1] then WREG<3:0>; EG<3:0>;
		If [WREG<7:4> >9] or [C = 1] then (WREG<7:4>) + 6 $\rightarrow$ WREG<7:4>; else (WREG<7:4>) $\rightarrow$ WREG<7:4>;			
Statu	is Affected:	С			
Encoding:			0000	0000 00	000 0111
Desc	cription:	DAW adjusts the eight-bit value in WREG, resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result.			the earlier es (each in and produces
Word	ds:	1			
Cycl	es:	1			
QC	ycle Activity:				
-	Q1		Q2	Q3	Q4
	Decode	re	Read gister /REG	Process Data	Write WREG
Exar	nple1:	DA	W		<u> </u>
	Before Instru	ctior	า		
	WREG C DC	= = =	0xA5 0 0		
	After Instruct	ion			
<u>Exar</u>	WREG C DC nple <u>2</u> :	= =	0x05 1 0		
	Before Instru	ctior	า		
	WREG C DC	= = =	0xCE 0 0		
	After Instruct	ion			
	WREG C DC	= = =	0x34 1 0		

DECF	Decremer	nt f			
Syntax:	[label]	DECF	f [,d [,	a]	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5			
Operation:	$(f) - 1 \rightarrow c$	lest			
Status Affected:	C,DC,N,O	V,Z			
Encoding:	0000	01da	fff	f	ffff
	the result 'f' (default) Bank will b the BSR v bank will b BSR value	i. If 'a' is be selec alue. If be selec	s 0, th ted, o 'a' = <sup>-</sup> ted a	ie Ac overri 1, the	cess iding en the
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3		Q4
Decode	Read register 'f'	Proce Data			ite to ination
Example:	DECF (	CNT,	1, 0		
Before Instru	ction				
CNT	= 0x01				

01010		40110	
CN	т	=	0x

0111		01101
Z	=	0

#### After Instruction

CNT	=	0x00
Z	=	1

DEC	FSZ	Decreme	nt f, skip	o if O		
Synt	ax:	[label] [	DECFSZ	f [,d [,a	a]]	
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5			
Ope	ration:	(f) – 1 $\rightarrow$ c skip if resu				
Statu	us Affected:	None				
Enco	oding:	0010	11da	ffff	ffff	
Desc	cription:	decremen placed in V result is pl (default). If the resu tion, which discarded instead, m instruction Bank will b the BSR v	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If the result is 0, the next instruc- tion, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the			
Word	ds.	1	e (uciaui	<i>.</i>		
Cycl	es: ycle Activity	•	ycles if s a 2-word	-		
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proces Data	_	Vrite to stination	
lf sk	(ip:					
	Q1	Q2	Q3		Q4	
	No	No	No		No	
. [	operation	operation	operati		peration	
If sk	-	ved by 2-wor	_	tion:	-	
г	Q1	Q2	Q3		Q4	
	No	No	No operati		No peration	
	operation No	operation No	No		No	
	operation	operation	operati	on or	peration	
Example:		HERE	DECFS GOTO		2, 1, 1	
	Before Instru	uction				
	PC	= Addres	s (HERI	Ξ)		
PC = Address (HERE) After Instruction CNT = CNT - 1 If CNT = 0; PC = Address (CONTINUE) If CNT $\neq$ 0; PC = Address (HERE+2)						

DCFSNZ	Decreme	nt f, skip if n	ot 0		
Syntax:	[label] D	CFSNZ f[,	d [,a]		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5			
Operation:	(f) – 1 $\rightarrow$ c skip if rest				
Status Affected:	None				
Encoding:	0100	11da fff	f ffff		
Description:	remented. placed in V result is pl (default). If the resu instruction fetched, is executed cycle instr Access Ba overriding then the b	The contents of register 'f' are dec- remented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f'			
Words:	per trie BC	SR value (de	auit).		
Cycles:		ycles if skip a a 2-word inst			
Q Cycle Activity	:				
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
If skip:	register i	Dala	destination		
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
If skip and follov Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
No	No	No	No		
operation	operation	operation	operation		
Example:	ZERO	DCFSNZ TEM : :	IP, 1, 0		
Before Instr	uction				
TEMP	=	?			
After Instruc		משקות י			
TEMP If TEM	= P =	TEMP - 1, 0;			
PC If TEM	= P ≠	Address 0;	(ZERO)		
PC	=	Address	(NZERO)		

GOTO Unconditional Branch						
Synt	ax:	[ label ]	GOTO	k		
Ope	rands:	$0 \le k \le 10$	)48575			
Ope	ration:	$k \rightarrow PC < 2$	$k \rightarrow PC < 20:1 >$			
Statu	us Affected:	None	None			
1st v	oding: vord (k<7:0>) word(k<19:8>	.) 1110	1111 k <sub>19</sub> kkk	k <sub>7</sub> k] kkk		kkkk <sub>0</sub> kkkk <sub>8</sub>
Description: GOTO allows an unconditional branch anywhere within entire 2 Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.						
Wore	ds:	2				
Cycl	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Read literal 'k'<7:0>,	No operat			ad literal <19:8>,

Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC
No	No	No	No
operation	operation	operation	operation

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Incremen			
-				
Syntax:	[ label ]	INCF	f [,d [,a]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	(f) + 1 $\rightarrow$ c	dest		
Status Affected:	C,DC,N,C	DV,Z		
Encoding:	0010	10da	ffff	ffff
Description:	The conte increment placed in V result is pl (default). I Bank will b the BSR v bank will b BSR value	ed. If 'd WREG. laced ba f 'a' is 0 be seleo value. If be seleo	' is 0, th If 'd' is ack in re 0, the Ac cted, ov 'a' = 1, cted as p	e result is 1, the egister 'f' ccess erriding then the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q	3	Q4
Decode	Read register 'f'	Proce Data		Write to lestination
Example:	INCF	CNT,	1, 0	
Before Instru	ction			
CNT Z C DC	= 0xFF = 0 = ? = ?			

After Instruction							
CNT	=	0x00					
Z	=	1					
С	=	1					
DC	DC = 1						

INC	FSZ	Increment f, skip if 0					
Synt	ax:	[ label ]	INCFSZ	f [,d [,a	a]		
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5				
Ope	ration:	(f) + 1 $\rightarrow$ c skip if resu					
Statu	us Affected:	None					
Enco	oding:	0011	11da	ffff	ffff		
Desc	ription: The contents of register 'f' are incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If the result is 0, the next instruc- tion, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).						
Wor	ds:	1					
Cycl Q C	es: Sycle Activity:	-	ycles if ski a 2-word i				
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Process Data		/rite to stination		
lf sk	kip:						
	Q1	Q2	Q3		Q4		
	No operation	No operation	No operatior	ao a	No eration		
lf sk	kip and follow						
	Q1	Q2	Q3		Q4		
	No	No	No		No		
	operation No	operation No	operatior No	n op	eration No		
	operation	operation	operation	n op	eration		
Example: HERE INCFSZ CNT, 1, 0 NZERO : ZERO :					1, 0		
	Before Instru		s (HERE)				
	After Instruct CNT If CNT PC If CNT PC	= CNT + = 0; = Addres ≠ 0;	1 ss (ZERO) ss (NZERO)				

INFSNZ	Incremen	t f, skip if no	ot 0	
Syntax:	[ <i>label</i> ] IN	NFSNZ f[,c	l [,a]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	(f) + 1 $\rightarrow$ c skip if resu			
Status Affected:	None			
Encoding:	0100	10da ffi	ff ffff	
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If the result is not 0, the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). 1 1(2) Note: 3 cycles if skip and followed			
Words: Cycles:	1(2) Note: 3 c			
Cycles:	1(2) Note: 3 c	cycles if skip a 2-word ins		
Cycles: Q Cycle Activity:	1(2) Note: 3 c by	a 2-word ins	struction.	
Cycles: Q Cycle Activity: Q1	1(2) Note: 3 c by	a 2-word ins Q3	etruction.	
Cycles: Q Cycle Activity:	1(2) Note: 3 c by	a 2-word ins	struction.	
Cycles: Q Cycle Activity: Q1	1(2) Note: 3 c by Q2 Read	a 2-word ins Q3 Process	etruction. Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode	1(2) Note: 3 c by Q2 Read	a 2-word ins Q3 Process Data Q3	etruction. Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No	1(2) Note: 3 c by Q2 Read register 'f' Q2 No	a 2-word ins Q3 Process Data Q3 No	Q4 Write to destination Q4 No	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation	a 2-word ins Q3 Process Data Q3 No operation	Q4 Write to destination Q4 No operation	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-wore	a 2-word ins Q3 Process Data Q3 No operation d instruction:	Q4 Write to destination Q4 No operation	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-word Q2	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3	Q4 Write to destination Q4 No operation Q4	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-wore	a 2-word ins Q3 Process Data Q3 No operation d instruction:	Q4 Write to destination Q4 No operation	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No operation No	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No	etruction. Q4 Write to destination Q4 No operation No	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation	Q4 Write to destination Q4 No operation Q4 No operation	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No operation No	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation	etruction. Q4 Write to destination Q4 No operation No	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No operation Example: Before Instru	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation No operation HERE ZERO NZERO	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation	Atruction. Q4 Write to destination Q4 No operation No operation No operation	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No operation Example: Before Instru PC	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-wore Q2 No operation Mo operation No operation HERE ZERO NZERO	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation	Atruction. Q4 Write to destination Q4 No operation No operation No operation	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation Example: Before Instru PC After Instruct	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation HERE ZERO NZERO ction = Address ion	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation INFSNZ REG	Atruction. Q4 Write to destination Q4 No operation No operation No operation	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No operation Example: Before Instruct PC After Instruct REG If REG	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation HERE ZERO NZERO Ction = Address ion = REG + ≠ 0;	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation INFSNZ REG	Atruction. Q4 Write to destination Q4 No operation No operation No operation	
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation Example: Before Instruct PC After Instruct REG	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation ed by 2-word Q2 No operation HERE ZERO NZERO Ction = Address ion = REG +	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation INFSNZ REG SS (HERE)	Atruction. Q4 Write to destination Q4 No operation No operation No operation	

IORLW		Inclusive	OR lite	ral w	ith \	WREG	
Syntax:		[ label ]	IORLW	k			
Operands:		$0 \le k \le 2\xi$	55				
Operation:		(WREG)	(WREG) .OR. $k \rightarrow WREG$				
Status Affected:		N,Z					
Encoding:		0000	1001	kkk	k	kkkk	
Description:		The content with the erresult is p	eight-bit l	iteral	'k'.		
Words:		1					
Cycles:		1					
Q Cycle Acti	vity:						
Q1		Q2	Q3	3		Q4	
Decode	е	Read literal 'k'	Proce Data			/rite to VREG	
Example: Before Instruc			0x35				
After Ins		011911					

WREG = 0xBF

IORWF	Inclusive	OR WR	EG w	ith f
Syntax:	[ label ]	IORWF	f [,c	d [,a]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	(WREG) .	OR. (f) -	$\rightarrow$ des	t
Status Affected:	N,Z			
Encoding:	0001	00da	fff	f fff:
	WREG. If placed bac If 'a' is 0, t selected, c	ck in reg he Acce overridir	gister ' ess Ba	f' (default ink will be
	lf 'a' = 1, t selected a (default).			
Words:	selected a			
Words: Cycles:	selected a (default).			
	selected a (default). 1			
Cycles:	selected a (default). 1		e BSF	
Cycles: Q Cycle Activity:	selected a (default). 1 1	is per th	e BSF	R value
Cycles: Q Cycle Activity: Q1	selected a (default). 1 1 Q2 Read register 'f'	Q3 Proce	e BSF	₹ value Q4 Write to

Before Instruction					
RESULT	=	0x13			
WREG	=	0x91			
After Instruction					
After Instruct	ion				
After Instruct RESULT	ion =	0x13			

LFS	R	Load FSF	R		MOVF	Move f		
Synt	tax:	[ label ]	LFSR f,k		Syntax:	[ label ]	MOVF f[,	d [,a]
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 40 \end{array}$	95		Operands:	$0 \le f \le 255$ $d \in [0,1]$	5	
Ope	ration:	$k \rightarrow FSRf$				a ∈ [0,1]		
State	us Affected:	None			Operation:	$f \rightarrow dest$		
Enco	oding:	1110 1111		ff k <sub>11</sub> kkk kk kkkk	Status Affected: Encoding:	N,Z	00da fi	fff ffff
Des	Description: The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'.			Description:	moved to	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is 0, the		
Wor	ds:	2						EG. If 'd' is 1,
Cycl	es:	2						ack in register f' can be any-
QC	Cycle Activity	:						bank. If 'a' is
	Q1	Q2	Q3	Q4			ess Bank w	
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH		lf 'a' = 1, t	overriding th hen the bar is per the B	
	Decode	Read literal	Process	Write literal	Words:	1		
		'k' LSB	Data	'k' to FSRfL	Cycles:	1		
Exai	mple:	LFSR 2,	0x3AB		Q Cycle Activity	:		
	After Instruc	tion			Q1	Q2	Q3	Q4
	FSR2H FSR2L		03 AB		Decode	Read register 'f'	Process Data	Write WREG
					Example:	MOVF R	EG, 0, 0	
					Before Instru			
					REG WREG		:22 :FF	
					After Instruc	tion		

 $\begin{array}{rcl} \text{REG} &=& 0 \text{x22} \\ \text{WREG} &=& 0 \text{x22} \end{array}$ 

MOVFF	Move f to	o f		
Syntax:	[label]	MOVFF	$f_s, f_d$	
Operands:	$\begin{array}{l} 0 \leq f_s \leq 4095 \\ 0 \leq f_d \leq 4095 \end{array}$			
Operation:	$(f_s) \rightarrow f_d$			
Status Affected:	None			
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff <sub>s</sub> ffff <sub>d</sub>
Description:	The contents of source register ' $f_s$ ' are moved to destination register ' $f_d$ '. Location of source ' $f_s$ ' can be anywhere in the 4096 byte data space (000h to FFFh), and location of destination ' $f_d$ ' can also be any-			

where from 000h to FFFh. Either source or destination can be WREG (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).

The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.

Words:

Cycles:

Q Cycle Activity:

01

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

#### Example:

MOVFF REG1, REG2

REG1 REG2	=	0x33 0x11
After Instruction		
REG1 REG2	= =	0x33, 0x33

2 2 (3)

MO\	/LB	Move lite	ral to lo	w nił	oble	in BSR
Synt	ax:	[ label ]	MOVLB	k		
Ope	rands:	$0 \le k \le 25$	5			
Ope	ration:	$k \to BSR$				
Statu	us Affected:	None				
Enco	oding:	0000	0001	kkl	kk	kkkk
Desc	cription:	The 8-bit the Bank				
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity					
	Q1	Q2	Q3			Q4
	Decode	Read literal 'k'	Proces Data		liter	Vrite al 'k' to 3SR
	<u>nple</u> : Before Instru	MOVLB 5	5			

Before I	nstruction		
BSR	register	=	0x02
After Ins	truction		
Alterins	liucion		

f [,a]

MO\	/LW	Move lite	eral to W	REG		
Synt	ax:	[ label ]	MOVLW	/ k		
Ope	rands:	$0 \le k \le 2k$	55			
Ope	ration:	$k \rightarrow WRE$	G			
Statu	us Affected:	None				
Enco	oding:	0000	1110	kkk.	k	kkkk
Desc	cription:	The eight WREG.	-bit litera	ıl 'k' is	loade	ed into
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3	C	24
	Decode	Read literal 'k'	Proce		Writ WR	
		INCIDI N	Dala	a	VVN	10
<u>Exar</u>	<u>mple</u> :	MOVLW	0x5A			

Operation:  $(\mathsf{WREG}) \to \mathsf{f}$ Status Affected: None Encoding: 0110 ffff ffff 111a Description: Move data from WREG to register 'f'. Location 'f' can be anywhere in the 256 byte bank. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write register 'f' Data register 'f' Example: REG, 0

Move WREG to f

[label] MOVWF

 $\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$ 

 mple:
 MOVWF
 REG,

 Before Instruction

 WREG
 =
 0x4F

 REG
 =
 0xFF

After Instruction WREG = 0x4F REG = 0x4F

MOVWF

Syntax:

Operands:

After Instruction WREG = 0x5A

MUL	_LW	Multiply	Literal w	ith WRE	G
Synt	ax:	[ label ]	MULLW	k	
Ope	rands:	$0 \le k \le 25$	55		
Ope	ration:	(WREG)	$x k \to PF$	RODH:PF	RODL
Statu	us Affected:	None			
Enco	oding:	0000	1101	kkkk	kkkk
Des	cription:	An unsigr ried out b WREG ar The 16-bi PRODH:F PRODH c WREG is None of th affected. Note that carry is pution. A ze not detec:	etween t nd the 8- t result is PRODL r contains t unchang he status neither c ossible ir ro result	he conte bit literal s placed egister p the high l ged. s flags are overflow, n this ope	nts of 'k'. air. byte. e nor era-
Wor	ds:	1			
Cycl		1			
•	cycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k'	Proces Data	re Pf	Write gisters RODH: RODL
Exar	mple:	MULLW	0xC4		
	Before Instru	iction			
	WREG	= 02	cE2		
	PRODH PRODL	= ?			
	After Instruct				
	WREG		cE2		
	PRODH PRODL		<ad &lt;08</ad 		

MULWF	Multiply \	NREG with	F
Syntax:	[ label ]	MULWF f	[,a]
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5	
Operation:	(WREG) >	$c(f) \rightarrow PROE$	H:PRODL
Status Affected:	None		
Encoding:	0000	001a fff	f ffff
Description:	ried out be WREG ar tion 'f'. Th in the PRO pair. PRO byte. Both WRE unchange None of th affected. Note that carry is po tion. A zeu not detect Access Ba overriding 1, then the	ed multiplica etween the c ad the registe e 16-bit resul DDH:PRODL DH contains EG and 'f' are d. ne status flag neither overf pssible in this ro result is po red. If 'a' is 0, ank will be se the BSR value	ontents of er file loca- lt is stored - register the high es as are low, nor s opera- ossible but , the elected, ue. If 'a'= e selected
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL
Example:	MULWF	REG, 1	
Before Instru	ction		
WREG REG PRODH PRODL		:C4 :B5	
After Instruct	ion		
WREG	= 0×	:C4	

itter instruction		
WREG	=	0xC4
REG	=	0xB5
PRODH	=	0x8A
PRODL	=	0x94

NEGF	Negate f		
Syntax:	[ <i>label</i> ] N	EGF f[,a]	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5	
Operation:	$(\overline{f}) + 1 \rightarrow$	f	
Status Affected:	N,OV, C, [	DC, Z	
Encoding:	0110	110a ff:	ff ffff
Description:	compleme the data m 0, the Acc selected, c If 'a' = 1, t	" is negated ent. The resul- nemory locati- ess Bank wil overriding the hen the bank is per the BS	t is placed in on 'f'. If 'a' is I be BSR value.
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'
Example:		EG, 1	
Before Instru			
REG	= 0011 1	L010 [0x3A]	
After Instruc		0110 [0xC6]	

NOF	•	No Opera	ation			
Synt	ax:	[ label ]	NOP			
Ope	rands:	None				
Ope	ration:	No opera	tion			
Statu	us Affected:	None				
Enco	oding:	0000	0000	000	00	0000
		1111	xxxx	XXX	x	XXXX
Desc	cription:	No opera	tion.			
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	No	No			No
		operation	operat	ion	ор	eration

#### Example:

None.

POP	Рор Тор	of Retur	n Stack	
Syntax:	[ label ]	POP		
Operands:	None			
Operation:	$({\rm TOS}) \rightarrow$	bit bucke	et	
Status Affected:	None			
Encoding:	0000	0000	0000	0110
Description:	The TOS return star TOS value ous value return star This instru enable the the return software s	ck and is e then be that was ck. uction is p e user to p stack to	discarde comes t pushed provided properly	ed. The he previ- onto the to manage
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	No operation	POP TO value		No eration
Example:	POP GOTO	NEW		
Before Instru TOS Stack (	(1 level do		31A2h 4332h	
After Instruct				

PUSH		Push Top	of Ret	urn S	tack	(
Syntax:		[ label ]	PUSH			
Operands:		None				
Operation:		$(PC+2) \rightarrow$	TOS			
Status Affecte	ed:	None				
Encoding:		0000	0000	000	00	0101
Description:		The PC+2 the return value is p This instru a software and then	stack. T ushed d uction all stack b	The pi own o lows t by mo	revic on th o im difyi	ous TOS ne stack plemen ng TOS
		stack.				
Words:		stack. 1				
Words: Cycles:						
	ivity:	1 1				
Cycles:	ivity:	1 1	Q	3		Q4
Cycles: Q Cycle Acti		1	Q3 No operat	-	ор	Q4 No eration
Cycles: Q Cycle Acti Q1		1 1 Q2 PUSH PC+2 onto return	No	-	op	No
Cycles: Q Cycle Acti Q1 Decode	e	1 1 Q2 PUSH PC+2 onto return stack	No	ion = 0	op	No eration

RCA	LL	Relative C	Call		
Synt	ax:	[ <i>label</i> ] R	CALL n		
Ope	rands:	-1024 ≤ n	≤ 1023		
Ope	ration:	(PC) + 2 – (PC) + 2 +	,		
Statu	us Affected:	None			
Enco	oding:	1101	1nnn nr	nn	nnnn
	cription:	1K from the return add onto the st compleme Since the I to fetch the new addre	e call with a ne current lo ress (PC+2 tack. Then, ent number ': PC will have e next instru- ess will be P nction is a two.	catio ) is p add 2n' to incre ictior C+2-	n. First, ushed the 2's the PC. emented n, the +2n.
Wor	ds:	1			
Cycl	es:	2			
QC	ycle Activity	:			
	Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Process Data	Wri	te to PC
		Push PC to stack			
	No operation	No operation	No operation	ор	No eration

Example:	HERE	RCALL	lumon
Example.	пеке	КСАПП	Jump

**Before Instruction** 

PC = Address(HERE)

After Instruction

PC = Address(Jump) TOS = Address(HERE+2)

RES	ET	Reset			
Synt	ax:	[ label ]	RESET		
Ope	rands:	None			
Ope	ration:	Reset all are affect	register <u>s a</u> ed by a M	0	
State	us Affected:	All			
Enco	oding:	0000	0000	1111	1111
Des	cription:	This instrue			
Wor	ds:	1			
Cycl	es:	1			
QC	cycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Start	No		No
		reset	operatio	n op	eration

Example: RESET

After Instruction			
Registers	=	Reset	Value
Flags*	=	Reset	Value

RETFIE	Return fr	om Inte	rrupt	
Syntax:	[ label ]	RETFIE	[s]	
Operands:	$s \in [0,1]$			
Operation:	$(TOS) \rightarrow$ $1 \rightarrow GIE/$ if $s = 1$ $(WS) \rightarrow N$ (STATUS) (BSRS) - PCLATU,	GIEH or WREG, S) $\rightarrow$ ST $\rightarrow$ BSR,	ATUS,	
Status Affected:	GIE/GIEH	H,PEIE/G	IEL.	
Encoding:	0000	0000	0001	000s
Description:	Return fro popped a loaded in enabled b or low pri enable bi the shade STATUSS into their WREG, S 's' = 0, no occurs (d	nd Top-c to the PC by setting ority glob t. If 's' = 5 and BS correspo STATUS a b update	of-Stack ( C. Interrup g either th bal interru 1, the con ers WS, RS are lo onding reg and BSR	TOS) is pts are ne high upt ntents of paded gisters, . If
Words:	1			
Cycles:	2			
Q Cycle Activity:				
Q1	Q2	Q3	6	Q4

RET	LW	Return Li	iteral to	WRE	G
Synt	ax:	[ label ]	RETLW	k	
Ope	rands:	$0 \le k \le 25$	5		
Ope	ration:	k → WRE (TOS) → PCLATU,	PĊ,	H are u	unchanged
Statu	us Affected:	None			
Enco	oding:	0000	1100	kkkk	c kkkk
		literal 'k'. loaded fro (the return address la unchange	The prog om the to n addres atch (PC	gram c op of th ss). The	ne stack e high
Wor	ds:	1			
Cycl	es:	2			
QC	cycle Activity:				
	Q1	Q2	Q3	3	Q4
	Decode	Read literal 'k'	Proce Data		oop PC from stack, Write to WREG
	No operation	No operation	No operat		No operation

#### Example:

CALL TABLE	; WREG contains table ; offset value ; WREG now has ; table value
:	
TABLE	
ADDWF PCL	; WREG = offset
RETLW k0	; Begin table
RETLW k1	;
:	
:	
RETLW kn	; End of table

#### **Before Instruction**

WREG = UXU/	WREG	=	0x07	
-------------	------	---	------	--

After Instruction

WREG = value of kn

Q1	Q2	Q3	Q4
Decode	No	No	pop PC from
	operation	operation	stack
			Set GIEH or
			GIEL
No	No	No	No
operation	operation	operation	operation

#### Example: RETFIE 1

#### After Interrupt

PC	=	TOS
W	=	WS
BSR	=	BSRS
STATUS	=	STATUSS
GIE/GIEH,	PEIE/GIEL=	1

RET	URN	Return fro	om Subrout	ine
Synt	ax:	[ label ]	RETURN [	s]
Ope	rands:	s ∈ [0,1]		
Ope	ration:	(BSRS) →	/REG, S) → STATU BSR,	S, e unchanged
Statu	us Affected:	None		
Enco	oding:	0000	0000 00	01 001s
Des	cription:	is popped (TOS) is lo counter. If shadow re and BSRS respondin STATUS a	and the top baded into th 's'= 1, the co egisters WS,	STATUSS into their cor- WREG, s' = 0, no
Wor	ds:	1		
Cycl	es:	2		
QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	No	Process	pop PC from
		operation	Data	stack
	No	No	No	No
	operation	operation	operation	operation

Example: RETURN

After Interrupt

PC = TOS

RLCF	Rotate L		agii		.,
Syntax:	[ label ]	RLCF	f [,d	l [,a]	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5			
Operation:	$(f < n >) \rightarrow$ $(f < 7 >) \rightarrow$ $(C) \rightarrow de$	С,	1>,		
Status Affected:	C,N,Z				
Encoding:	0011	01da	ff	ff	ffff
	the Carry	Flag If	'd' is	0 th	rough
	the Carry is placed result is s (default). Bank will the BSR bank will BSR valu	in WRE stored ba If 'a' is C be select value. If be select ie (defau	G. If ' ick in , the ted, o 'a' =	d' is regi Acco over 1, th as pe	e resu 1, the ister 'f' ess rriding nen the
Words:	is placed result is s (default). Bank will the BSR bank will BSR valu	in WRE stored ba If 'a' is C be select value. If be select ie (defau	G. If ' ick in the ted, o 'a' = ted a It).	d' is regi Acco over 1, th as pe	e resu 1, the ister 'f' ess rriding nen the
Words: Cycles:	is placed result is s (default). Bank will the BSR bank will BSR valu	in WRE stored ba If 'a' is C be select value. If be select ie (defau	G. If ' ick in the ted, o 'a' = ted a It).	d' is regi Acco over 1, th as pe	e resu 1, the ister 'f' ess rriding nen the
	is placed result is s (default). Bank will the BSR bank will BSR valu	in WRE stored ba If 'a' is C be select value. If be select ie (defau	G. If ' ick in the ted, o 'a' = ted a It).	d' is regi Acco over 1, th as pe	e resu 1, the ister 'f' ess rriding nen the
Cycles:	is placed result is s (default). Bank will the BSR bank will BSR valu	in WRE stored ba If 'a' is C be select value. If be select te (defau	G. If ' ick in the ted, o 'a' = ted a It).	d' is regi Acco over 1, th as pe	e resu 1, the ister 'f' ess rriding nen the
Cycles: Q Cycle Activity:	is placed result is s (default). Bank will the BSR bank will BSR valu	in WRE stored ba If 'a' is 0 be select value. If be select ie (defau	G. If ' ick in ), the ted, ic 'a' = ited a lt).	d' is regi Accover 1, th as pe	e resu 1, the ister 'f' ess riding hen the er the

Before Instruction

REG C	=	1110 0	0110
After Instru	ction		
REG	=	1110	0110
WREG	=	1100	1100
С	=	1	

RLNCF	Rotate Lo	eft f (no carı	ry)		
Syntax:	[ label ]	RLNCF f	[,d [,a]		
Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5			
Operation:	$(f) \rightarrow$ $(f<7>) \rightarrow$	dest <n+1>, dest&lt;0&gt;</n+1>			
Status Affected:	N,Z				
Encoding:	0100	01da ff	ff ffff		
Description:	rotated or the result is 1, the r ister 'f' (de Access B riding the the bank	The contents of register 'f' are rotated one bit to the left. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is stored back in reg- ister 'f' (default). If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).			
Words:	1				
Cycles:	1				
•	1				
Q Cycle Activity: Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
Example:	RLNCF	REG, 1,	0		
Before Instruction REG = 1010 1011 After Instruction					
REG	= 0101 0	111			

RRCF	Rotate Ri	ght f th	rough C	arry
Syntax:	[ label ]	RRCF	f [,d [,a]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	$(f < n >) \rightarrow (f < 0 >) \rightarrow (f < 0 >) \rightarrow (C) \rightarrow des$	C,	1>,	
Status Affected:	C,N,Z			
Encoding:	0011	00da	ffff	ffff
	The conterrotated on the Carry is placed in result is p (default). Bank will the BSR v bank will the BSR value	e bit to Flag. If in WRE laced ba lf 'a' is 0 be selec value. If be selec e (defau	the right 'd' is 0, th G. If 'd' is ack in reg the Acc ted, over 'a' is 1, th ted as pe	through ne resu s 1, the gister 'f' cess rriding hen the
Words:	1			
Cycles:	1			
Q Cycle Activity	/:			
Q1	Q2	Q	3	Q4
Decode	Read register 'f'	Proce Data		Vrite to stinatior
Example:	RRCF	REG,	0, 0	
Before Instr	ruction = 1110 (	110		

After Instruction

REG = 1110 0110 WREG = 0111 0011 C = 0

RRN	CF	Rotate R	ight f (no ca	rry)	SETF
Synta	ax:	[ label ]	RRNCF f[	,d [,a]	Syntax:
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in [0,1] \end{array}$	5		Operands:
		a ∈ [0,1]			Operation:
Oper	ation:	$(f) \rightarrow$ $(f<0>) \rightarrow$	dest <n-1>, dest&lt;7&gt;</n-1>		Status Affected
Statu	is Affected:	N,Z			Encoding:
Enco	oding:	0100	00da ff	ff ffff	Description:
Desc	ription:	rotated or the result is 1, the r	ents of register ne bit to the rig is placed in N esult is place ' (default). If '	ght. If 'd' is 0, WREG. If 'd' d back in	Words:
				elected, over-	Cycles:
			BSR value. If will be selected		Q Cycle Activit
			e (default).		Q1
			register	r f 🕨	Decode
Word	ds:	1			
Cycle	es:	1			Example:
QC	ycle Activity:				Before Inst
	Q1	Q2	Q3	Q4	REG After Instru
	Decode	Read register 'f'	Process Data	Write to destination	REG
<u>Exan</u>	<u>nple 1</u> :	RRNCF	REG, 1, 0		
	Before Instru		0111		
	REG After Instruct		0111		
	REG	= 1110	1011		
<u>Exan</u>	<u>nple 2</u> :	RRNCF	REG, 0, 0		
I	Before Instru	iction			
	WREG REG		0111		
	After Instruct		U T T T		
	WREG	= 1110 = 1101			

Synta	ix:	x: [ <i>label</i> ] SETF f [,a]				
pera	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$				
pera	ation:	$FFh\tof$				
status	s Affected:	None				
nco	ding:	0110	100a	ffff	ffff	
Description: The contents of the specified regis- ter are set to FFh. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).					), the ed, over- s 1, then	
Vord	s:	1				
ycle	s:	1				
Q Cy	cle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	Read register 'f'	Proce Data		Write gister 'f'	
xam	<u>iple</u> :	SETF	RE	G,1		
E	Before Instruction REG = 0x5A					
A	After Instruct	ion				

0xFF

=

Set f

© 1999-2013 Microchip Technology Inc.

SLEEP	Enter SL	EEP mode		SUBFWB	Subtract	f from WRE	G with borro
Syntax:	[ label ]	SLEEP		Syntax:	[ label ]	SUBFWB	f [,d [,a]
Operands:	None			Operands:	$0 \le f \le 25$	-	
Operation:	$00h \rightarrow W$	/DT,			d ∈ [0,1]		
		T postscaler,			a ∈ [0,1]		
	$1 \rightarrow TO, 0 \rightarrow PD$			Operation:		$-(f) - (\overline{C}) -$	→ dest
				Status Affected:	N,OV, C,	DC, Z	
Status Affected:	TO, PD			Encoding:	0101	01da f	fff fff
Encoding:	0000	0000 000		Description:		register 'f' an	
Description:		er-down statu				from WREG	
		The time-out et. Watchdog				thod). If 'd' is WREG. If 'd'	
		caler are clea			is stored i	in register 'f' (	default). If 'a'
	The proc	essor is put i	nto SLEEP			cess Bank w	
	mode wit	th the oscillat	or stopped.			g the BSR va bank will be s	
Nords:	1					value (defau	
Cycles:	1			Words:	1		
Q Cycle Activity	<i>/</i> :			Cycles:	1		
Q1	Q2	Q3	Q4	Q Cycle Activity			
Decode	No	Process	Go to	Q1	Q2	Q3	Q4
	operation	Data	sleep	Decode	Read	Process	Write to
Example:	SLEEP				register 'f'	Data	destination
Before Instr	uction			Example 1:	SUBFWB	REG, 1,	0
$\overline{TO} =$	?			Before Instru	uction		
PD =	?			REG	= 3		
After Instruc	1 †			WREG C	= 2 = 1		
$\frac{10}{PD} =$	0			After Instruc			
f If WDT cause	es wake-up, tl	his bit is clea	red.	REG	= FF		
				WREG	= 2		
				C Z	= 0 = 0		
				Ν	= 1	; result :	is negativ
				Example 2:	SUBFWB	REG, 0,	0
				Before Instru	uction		
				REG	= 2		
				WREG C	= 5 = 1		
				After Instruc	tion		
				REG	= 2		
				WREG C	= 3 = 1		
				Z	= 1 = 0		
				Ν	= 0	; result :	is positiv
				Example 3:	SUBFWB	REG, 1,	0
				Before Instru			
				REG	= 1		
				WREG C	= 2 = 0		
				After Instruc	tion		
				REG	= 0		
				WREG	= 2		
				WREG C Z	= 2 = 1 = 1	; result :	is zero

SUBLW	Subtract WREG from literal	SUBWF	Subtract WREG from f
Syntax:	[ <i>label</i> ] SUBLW k	Syntax:	[ <i>label</i> ] SUBWF f[,d[,a]
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 255$
Operation:	$k - (WREG) \rightarrow WREG$		d ∈ [0,1]
Status Affected:	N,OV, C, DC, Z		a ∈ [0,1]
Encoding:	0000 1000 kkkk kkkk	Operation:	(f) – (WREG) $\rightarrow$ dest
Description:	WREG is subtracted from the	Status Affected:	N,OV, C, DC, Z
	eight-bit literal 'k'. The result is	Encoding:	0101 11da ffff ffff
	placed in WREG.	Description:	Subtract WREG from register 'f' (2's complement method). If 'd' is
Words:	1		0, the result is stored in WREG. If
Cycles:	1		'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the
Q Cycle Activity: Q1	Q2 Q3 Q4		Access Bank will be selected,
Decode	Read Process Write to		overriding the BSR value. If 'a' is 1, then the bank will be selected
	literal 'k' Data WREG		as per the BSR value (default).
Example 1:	SUBLW 0x02	Words:	1
Before Instruc	ction	Cycles:	1
	= 1	Q Cycle Activity:	
د After Instructi	= ?	Q1	Q2 Q3 Q4
	= 1	Decode	Read Process Write to
С	= 1 ; result is positive		register 'f' Data destination
	= 0 = 0	Example 1:	SUBWF REG, 1, 0
European la Or		Before Instru	
Example 2:	SUBLW 0x02	REG WREG	= 3 = 2
Before Instruc		C	= ?
	= 2 = ?	After Instruct	ion = 1
After Instruction	on	WREG	= 2
	= 0	C Z	= 1 ; result is positive = 0
Z	= 1 ; result is zero = 1	N	= 0
	= 0	Example 2:	SUBWF REG, 0, 0
Example 3:	SUBLW 0x02	Before Instru	
Before Instruc		REG WREG	= 2 = 2
	= 3 = ?	C	= ?
After Instruction	on	After Instruct	
	= FF ; (2's complement)	REG WREG	= 2 = 0
-	= 0 ; result is negative = 0	C	= 1 ; result is zero
Ν	= 1	Z N	= 1 = 0
		Example 3:	SUBWF REG, 1, 0
		Before Instru	ction
		REG	= 1
		WREG C	= 2 = ?
		After Instruct	ion
		REG	= FFh ;(2's complement)
		WREG C	= 2 = 0 ; result is negative
		Z N	= 0 = 1

SUBWFB	Subtract	WREG from	f with Borrow		
Syntax:	[ label ]	SUBWFB f	[,d [,a]		
Operands:	$0 \le f \le 25$	55			
	d ∈ [0,1]				
	a ∈ [0,1]				
Operation:	., .	$(EG) - (\overline{C}) \rightarrow$	dest		
Status Affected:	N,OV, C,	DC, Z			
Encoding:	0101	10da ff	ff ffff		
Description:	(borrow) i ment met stored in is stored If 'a' is 0, selected, 'a' is 1, th	Subtract WREG and the carry flag (borrow) from register 'f' (2's comple- ment method). If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).			
Words:	1				
Cycles:	1				
Q Cycle Activity	:				
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
Example 1:	SUBWFB	REG, 1, 0			
Before Instru	uction				
REG	= 0x19	(0001 100			
WREG C	= 0x0D = 1	(0000 110	1)		
After Instruc	tion				
REG	= 0x0C	(0000 101	-		
WREG C	= 0x0D = 1	(0000 110	1)		
Z N	= 0 = 0	; result is	a nogitive		
Example 2:	SUBWFB	REG, 0, 0	pobletve		
Before Instru	uction				
REG	= 0x1B	(0001 10	11)		
WREG C	= 0x1A = 0	(0001 10	10)		
After Instruc					
REG	= 0x1B	(0001 101	1)		
WREG C	$= 0 \times 0 0$ = 1				
Z N	= 1 = 1 = 0	; result i	s zero		
Example 3:	SUBWFB	REG, 1, 0			
Before Instru	uction				
REG	= 0x03	(0000 001			
WREG C	= 0x0E = 1	(0000 110	)1)		
After Instruc	=				
REG	= 0xF5	(1111 010			
WREG	= 0x0E	; [2's comp (0000 110			
C	= 0	(0000 110			
Z N	= 0 = 1	; result i	s negative		

SWAPF	Swap f				
Syntax:	[label] S	SWAPF	f [,d [,a	]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5			
Operation:	· · ·	$(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$			
Status Affected:	None				
Encoding:	0011	10da	ffff	ffff	
Description:	ister 'f' are result is pl the result (default). I Bank will t the BSR v bank will b	The upper and lower nibbles of reg- ister 'f' are exchanged. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).			
Words:	1	,	,		
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proces Data	-	Vrite to stination	
Example: Before Instru REG After Instruct REG	iction = 0x53	REG, 1,	0		

TBL	RD	Table Read	ł				
Synt	ax:	[ label ]	TBLRD (	*; *+; *-; +	-*)		
Ope	rands:	None					
Ope	ration:	if TBLRD *,					
			(Prog Mem (TBLPTR)) $\rightarrow$ TABLAT;				
		if TBLRD *-	R - No Ch -	iange;			
				$PTR)) \rightarrow$	TABLAT;		
		•	,	TBLPTR;			
		if TBLRD *-		PTR)) →			
				TBLPTR;	IADLAI,		
		if TBLRD +	*,				
				TBLPTR;			
<u>.</u>	A. (C. ).		em (TBL	PTR)) →	TABLAT;		
	us Affected						
Enco	oding:	0000	0000	0000	10nn nn=0 *		
					=1 *+		
					=2 *- =3 +*		
Des	cription:	This instruc	tion is us	sed to rea			
	•	contents of	Program	Memory	(P.M.). To		
		address the					
		pointer call is used.	ed lable	Pointer (	DLPIK)		
		The TBLPT	R (a 21-	bit pointe	r) points		
		to each byt					
		TBLPTR ha					
				: Least Sig n Memory	-		
		-	-	: Most Sig			
				n Memory			
		The TBLRD	instructi	on can m			
		value of TE <ul> <li>no change</li> </ul>		5 10110WS.			
		<ul> <li>post-incr</li> </ul>	-				
		<ul> <li>post-dec</li> </ul>					
		<ul> <li>pre-incre</li> </ul>					
Wor	ds:	1					
Cycl	es:	2					
QC	ycle Activit	ty:					
	Q1	Q2	Q3	G	24		
	Decode	No	No	N			
	No	operation	operation				
	No	No	No		0 ation		

TBLRD	Table Read	d (co	ont'd)
Example 1:	TBLRD *+	;	
Before Instru	iction		
TABLAT TBLPTR MEMORY (	0x00A356)	= = =	0x55 0x00A356 0x34
After Instruct	ion		
TABLAT TBLPTR		=	0x34 0x00A357
Example 2:	TBLRD +*	;	
Before Instru	iction		
	0x01A357) 0x01A358)	= = =	0xAA 0x01A357 0x12 0x34
After Instruct	ion		
TABLAT TBLPTR		=	0x34 0x01A358

operation (Read Program Memory)

operation

operation

operation (Write TABLAT)

TBL	wт	Table Wr	ite		TBLWT	Table Write	(Continued)
Synt	ax:	[ label ]	TBLWT	( *; *+; *-; +*)	Example 1:	TBLWT *+;	
Ope	rands:	None			Before Inst	ruction	
Ope	ration:	(TABI	if TBLWT*, (TABLAT) $\rightarrow$ Prog Mem (TBLPTR)			F = R = Y (0x00A356) =	0x55 0x00A356 0xFF
			lding Regis TR - No C		After Instrue	ctions (table write	ompletion)
		if TBLWT	*+,	og Mem (TBLPTR)	TBLPTF		0x55 0x00A357 0x55
			Iding Regis		Example 2:	TBLWT +*;	
			PTR) +1 →	TBLPTR;	Before Instr	ruction	
		if TBLWT (TABI		og Mem (TBLPTR)	TABLAT TBLPTF		0x34 0x01389A
			Iding Regis		MEMORY	Y(0x01389A) =	OxFF
		(TBLF	$PTR$ ) -1 $\rightarrow$			r(0x01389B) = ction (table write c	0xFF
		if TBLWT			TABLAT		0x34
		· ·	$PTR$ ) +1 $\rightarrow$	og Mem (TBLPTR)	TBLPTF	R = Y(0x01389A) =	0x01389B 0xFF
			Iding Regis			Y(0x01389B) =	0x34
Statu	us Affected:		0 0				
Enco	oding:	0000	0000	0000 11nn			
	-			nn=0 *			
				=1 *+ =2 *-			
				=3 +*			
Desc	cription:			sed to program the			
				n Memory (P.M.).			
				bit pointer) points program memory.			
				byte address			
		range. Th	ne LSb of t	he TBLPTR			
			hich byte o	of the program access.			
				:Least Significant n Memory Word			
				:Most Significant n Memory Word			
			ง⊤ instructi ГBLPTR as	on can modify the s follows:			
		<ul> <li>no cha</li> </ul>	nge				
		<ul> <li>post-in</li> </ul>	crement				
		<ul> <li>post-de</li> </ul>	ecrement				
		<ul> <li>pre-inc</li> </ul>	rement				
Word	ds:	1					
Cycl	es:		f long write program m	e is to on-chip emory)			
QC	ycle Activit	y:					
	Q1	Q2	Q3	Q4			
	Decode	No operation	No operation	No operation			

No

operation

No

operation (Read TABLAT) No

operation

No

operation (Write to Holding

Register or Memory)

тзт	FSZ	Test f, ski	Test f, skip if 0								
Synt	ax:	[label] T	[label] TSTFSZ f[,a]								
Ope	rands:		$0 \leq f \leq 255$								
		a ∈ [0,1]	a ∈ [0,1]								
Ope	ration:	skip if f = 0	)								
Statu	us Affected:	None	None								
Enco	oding:	0110	011a ff	ff	ffff						
Desc	cription:	fetched du tion execu NOP is exe cycle instr Access Ba riding the	If 'f' = 0, the next instruction, fetched during the current instruc- tion execution, is discarded and a NOP is executed, making this a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' is 1, then the bank will be selected as								
Word	ds:	1									
Cycl	es:		1(2) <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.								
QC	ycle Activity:										
	Q1	Q2	Q3		Q4						
	Decode	Read	Process		No						
lf sk	rin:	register 'f'	Data	op	operation						
11 51	ωρ. Q1	Q2	Q3		Q4						
1	No	No	No		No						
	operation	operation	operation	op	peration						
lf sk	ip and follow	ed by 2-wor	d instructior	:							
1	Q1	Q2	Q3	1	Q4						
	No	No	No		No						
	operation No	operation No	operation No	ot	beration No						
	operation	operation	operation	op	peration						
<u>Exar</u>	nple:	HERE NZERO ZERO :	NZERO :								
Before Instruction PC = Address(HERE)											
	After Instruct	ion									
	If CNT PC If CNT PC	= Ad ≠ 0x	= 0x00, = Address (ZERO) ≠ 0x00,								

XOR	RLW	Exclusiv	Exclusive OR literal with WREG							
Synt	ax:	[ <i>label</i> ] ]	[ <i>label</i> ] XORLW k							
Ope	rands:	$0 \le k \le 2$	55							
Ope	ration:	(WREG)	.XOR. k	$\rightarrow$ WRE	G					
Statu	us Affected:	N,Z								
Enco	oding:	0000	1010	kkkk	kkkk					
Des	cription:	XORed v	The contents of WREG are XORed with the 8-bit literal 'k'. The result is placed in WREG.							
Wor	ds:	1								
Cycl	es:	1	1							
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read literal 'k'	Proce: Data		Write to WREG					

Example:

XORLW 0xAF

Before Instruction WREG = 0xB5 After Instruction WREG = 0x1A

XORWF	Exclusive	Exclusive OR WREG with f								
Syntax:	[label]	[label] XORWF f[,d[,a]								
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5								
Operation:	(WREG) .	(WREG) .XOR. (f) $\rightarrow$ dest								
Status Affected:	N,Z									
Encoding:	0001	10da :	ffff	ffff						
Description:	WREG wi result is si the result ister 'f' (de Access Ba riding the the bank v	Exclusive OR the contents of WREG with register 'f'. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in the reg- ister 'f' (default). If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).								
Words:	1									
Cycles:	1									
Q Cycle Activity:										
Q1	Q2	Q3		Q4						
Decode	Read register 'f'	Process Data		/rite to stination						
Example:	XORWF	XORWF REG, 1, 0								
Before Instru	ction									
REG WREG										
WREG = 0xB5 After Instruction										

#### After Instruction

REG	=	0x1A
WREG	=	0xB5

## 20.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK™ Object Linker/
  - MPLIB<sup>™</sup> Object Librarian
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
- ICEPIC<sup>™</sup> In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD for PIC16F87X
- Device Programmers
  - PRO MATE<sup>®</sup> II Universal Device Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
  - PICDEM<sup>™</sup>1 Demonstration Board
  - PICDEM 2 Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 17 Demonstration Board
  - KEELOQ<sup>®</sup> Demonstration Board

#### 20.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup>-based application that contains:

- An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- A full-featured editor
- · A project manager
- Customizable toolbar and key mapping
- A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
  - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the costeffective simulator to a full-featured emulator with minimal retraining.

### 20.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PIC MCUs.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

### 20.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

### 20.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

## 20.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

### 20.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows environment were chosen to best make these features available to you, the end user.

## 20.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

### 20.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC16F87X and can be used to develop for this and other PIC microcontrollers from the PIC16CXXX family. The MPLAB ICD utilizes the in-circuit debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

### 20.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PIC devices. It can also set code protection in this mode.

#### 20.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PIC devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

#### 20.11 PICDEM 1 Low Cost PIC MCU Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A). PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

#### 20.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I<sup>2</sup>C<sup>™</sup> bus and separate headers for connection to an LCD module and a keypad.

### 20.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

### 20.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

#### 20.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

ABLE 20	-1:	D	)E\	/ELC	P	MENT	TOOLS	FRO	M MIC	ROC	CHIP					. — ·					<b></b>
MCP2510																					>
MCRFXXX																	~	>	>	>	
хххээн				~					>						>	~					
83CXX 52CXX\ 54CXX\				>					>												
PIC18CXX2	>		>	~	>			>	~		>										
XX7371319	>	>		>	>			`	>					>							
PIC17C4X	>	>		>	>			>	>	>											
PIC16C9XX	>			>	>	>		>	>			>									
PIC16F8XX	>			>	>		>	>	>												
PIC16C8X	>			>	>	>		>	>	>											
XX7091019	>			>	>	>		>	>												
х7Ээгэгч	>			>	>	>	*>	>	>	.↓	÷,										
PIC16F62X	>			`	**/			**^	**/												
(XXO91OI9	>			`	>	>		`	~	>											
X9O91019	>			`	>	>	*>	`	~		÷,										
PIC16C5X	>			`	>	>		`	>	>											
PIC14000	>			>	>			`	>				>								
PIC12CXXX	^			^	>	>		`	^												
	MPLAB <sup>®</sup> Integrated Development Environment	MPLAB <sup>®</sup> C17 C Compiler	MPLAB <sup>®</sup> C18 C Compiler	MPASM <sup>TM</sup> Assembler/ MPLINK <sup>TM</sup> Object Linker	MPLAB® ICE In-Circuit Emulator	ICEPIC <sup>TM</sup> In-Circuit Emulator	MPLAB® ICD In-Circuit Debugger	PICSTART® Plus Entry Level Development Programmer	PRO MATE® II Universal Device Programmer	PICDEM <sup>TM</sup> 1 Demonstration Board	PICDEM <sup>TM</sup> 2 Demonstration Board	PICDEM <sup>TM</sup> 3 Demonstration Board	PICDEM <sup>TM</sup> 14A Demonstration Board	PICDEM <sup>TM</sup> 17 Demonstration Board	KEELoq® Evaluation Kit	KEELoq® Transponder Kit	microlD <sup>TM</sup> Programmer's Kit	125 kHz microlD™ Developer's Kit	125 kHz Anticollision microlD <sup>TM</sup> Developer's Kit	13.56 MHz Anticollision microlD™ Developer's Kit	MCP2510 CAN Developer's Kit
				HoS F		<u>5</u> Emulato	Ğ ≝ D∈pn∂∂et		Program	PI( Bo	PK Bo		STINIE 문 명						12. De	13. M	¥

 $\odot$  1999-2013 Microchip Technology Inc.

NOTES:


## 21.0 ELECTRICAL CHARACTERISTICS

(±)


Absolute Maximum Ratings <sup>(†)</sup>	
Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3 V to (VDD + 0.3 V)
Voltage on VDD with respect to Vss	-0.3 V to +7.5 V
Voltage on MCLR with respect to Vss (Note 2)	0 V to +13.25 V
Voltage on RA4 with respect to Vss	0 V to +8.5 V
Total power dissipation (Note 1)	1.0 W
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Ioκ (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	200 mA
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA
<b>Note 1:</b> Power dissipation is calculated as follows:	

- Pdis = VDD x {IDD  $\sum$  IOH} +  $\sum$  {(VDD-VOH) x IOH} +  $\sum$ (VOI x IOL)
- **2:** Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.
- **3:** PORTD and PORTE not available on the PIC18C2X2 devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







### 21.1 DC Characteristics

PIC18LC (Indus			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial								
PIC18CX (Indus	<b>X2</b> strial, Exte	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} &\leq \mbox{Ta} \leq +85^{\circ}\mbox{C for industrial} \\ -40^{\circ}\mbox{C} &\leq \mbox{Ta} \leq +125^{\circ}\mbox{C for extended} \end{array}$									
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions				
	Vdd	Supply Voltage									
D001		PIC18LCXX2	2.5	_	5.5	V	HS, XT, RC and LP osc mode				
D001		PIC18CXX2	4.2		5.5	V					
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5	-	-	V					
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal		—	0.7	V	See section on Power-on Reset for details				
D004	Svdd	<b>VDD Rise Rate</b> to ensure internal Power-on Reset signal	0.05	—		V/ms	See section on Power-on Reset for details				
	VBOR	Brown-out Reset Voltag	ge								
D005		PIC18LCXX2									
		BORV1:BORV0 = 11	2.5	_	2.66	V					
		BORV1:BORV0 = 10	2.7		2.86	V					
		BORV1:BORV0 = 01	4.2		4.46	V					
		BORV1:BORV0 = 00	4.5	—	4.78	V					
D005		PIC18CXX2									
		BORV1:BORV0 = 1x	N.A.	—	N.A.	V	Not in operating voltage range of device				
		BORV1:BORV0 = 01	4.2	—	4.46	V					
		BORV1:BORV0 = 00	4.5	—	4.78	V					

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

### 21.1 DC Characteristics (Continued)

	PIC18LCXX2 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial								
PIC18CX (Indus	<b>X2</b> strial, Exte	nded)	<b>Stand</b> Opera	litions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended								
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions					
	Idd	Supply Current <sup>(2,4)</sup>										
D010		PIC18LCXX2		—	2	mA	XT, RC, RCIO osc configurations Fosc = 4 MHz, VDD = 2.5V					
D010		PIC18CXX2	—	—	4	mA	XT, RC, RCIO osc configurations Fosc = 4 MHz, VDD = $4.2V$					
D010A		PIC18LCXX2	—	—	55	μA	LP osc configuration Fosc = 32 kHz, VDD = $2.5V$					
D010A		PIC18CXX2		_	250	μA	LP osc configuration Fosc = 32 kHz, VDD = 4.2V					
D010C		PIC18LCXX2	—	—	38	mA	EC, ECIO osc configurations Fosc = 40 MHz, VDD = 5.5V					
D010C		PIC18CXX2	—	—	38	mA	EC, ECIO osc configurations Fosc = 40 MHz, VDD = 5.5V					
D013		PIC18LCXX2			3.5 25 38	mA mA mA	HS osc configuration Fosc = 6 MHz, VDD = $2.5V$ Fosc = 25 MHz, VDD = $5.5V$ HS + PLL osc configurations Fosc = 10 MHz, VDD = $5.5V$					
D013		PIC18CXX2	_	_	25 38	mA mA	HS osc configuration Fosc = 25 MHz, $VDD = 5.5V$ HS + PLL osc configurations Fosc = 10 MHz, $VDD = 5.5V$					
D014		PIC18LCXX2	_	_	55	μA	Timer1 osc configuration Fosc = $32 \text{ kHz}$ , VDD = $2.5 \text{V}$					
D014		PIC18CXX2	_		200 250	μA μA	OSCB osc configuration Fosc = 32 kHz, VDD = 4.2V, -40°C to +85°C Fosc = 32 kHz, VDD = 4.2V, -40°C to +125°C					

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

### 21.1 DC Characteristics (Continued)

PIC18LC (Indus			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial							
PIC18CX (Indus	<b>X2</b> strial, Exte		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No. Symbol Characteristic			Min	Тур	Мах	Units	Conditions			
	IPD	Power-down Current <sup>(3)</sup>								
D020		PIC18LCXX2	_	<.5 —	2 4	μΑ μΑ	VDD = 2.5V, -40°C to +85°C VDD = 5.5V, -40°C to +85°C			
D020		PIC18CXX2		<1 —	3 4	μΑ μΑ	VDD = 4.2V, -40°C to +85°C VDD = 5.5V, -40°C to +85°C			
D021B					15 20	μΑ μΑ	VDD = 4.2V, -40°C to +125°C VDD = 5.5V, -40°C to +125°C			
		Module Differential Cur	rent		T					
D022	ΔIWDT	Watchdog Timer PIC18LCXX2	_		1 15	μΑ μΑ	VDD = 2.5V VDD = 5.5V			
D022		Watchdog Timer PIC18CXX2			15 20	μΑ μΑ	VDD = 5.5V, -40°C to +85°C VDD = 5.5V, -40°C to +125°C			
D022A	ΔIBOR	Brown-out Reset PIC18LCXX2	—		45	μA	VDD = 2.5V			
D022A		Brown-out Reset PIC18CXX2			50 50	μΑ μΑ	VDD = 5.5V, -40°C to +85°C VDD = 5.5V, -40°C to +125°			
D022B	ΔILVD	Low Voltage Detect PIC18LCXX2	—		45	μA	VDD = 2.5V			
D022B		Low Voltage Detect PIC18CXX2		_	50 50	μΑ μΑ	VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C			
D025	∆IOSCB	Timer1 Oscillator PIC18LCXX2	_	_	15	μΑ	VDD = 2.5V			
D025		Timer1 Oscillator PIC18CXX2	_	_	100 120	μΑ μΑ	VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C			

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD
- $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

### 21.2 DC Characteristics: PIC18CXX2 (Industrial, Extended) PIC18LCXX2 (Industrial)

DC CH	ARACTE	RISTICS	Standard O Operating te		nditions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended			
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
	VIL	Input Low Voltage						
		I/O ports:						
D030		with TTL buffer	Vss	0.15Vdd	V	VDD < 4.5V		
D030A			—	0.8	V	$4.5V \le V\text{DD} \le 5.5V$		
D031		with Schmitt Trigger buffer	Vss	0.2Vdd	V			
		RC3 and RC4	Vss	0.3Vdd	V			
D032		MCLR	Vss	0.2Vdd	V			
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3Vdd	V			
D033		OSC1 (in RC and EC mode) <sup>(1)</sup>	Vss	0.2Vdd	V			
	Viн	Input High Voltage						
		I/O ports:						
D040		with TTL buffer	0.25VDD + 0.8V	Vdd	V	VDD < 4.5V		
D040A			2.0	Vdd	V	$4.5V \le V \text{DD} \le 5.5V$		
D041		with Schmitt Trigger buffer	0.8Vdd	Vdd	V			
		RC3 and RC4	0.7Vdd	Vdd	V			
D042		MCLR, OSC1 (EC mode)	0.8Vdd	Vdd	V			
D042A		OSC1 (in XT, HS and LP modes) and T1OSI	0.7Vdd	Vdd	V			
D043		OSC1 (RC mode) <sup>(1)</sup>	0.9Vdd	Vdd	V			
	lı∟	Input Leakage Current <sup>(2,3)</sup>						
D060		I/O ports	—	±1	μA	$Vss \le VPIN \le VDD,$ Pin at hi-impedance		
D061		MCLR	_	±5	μA	$Vss \le VPIN \le VDD$		
D063		OSC1	_	±5	μA	$Vss \leq VPIN \leq VDD$		
	IPU	Weak Pull-up Current						
D070	IPURB	PORTB weak pull-up current	50	400	μA	VDD = 5V, VPIN = VSS		

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC MCU be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

### 21.2 DC Characteristics: PIC18CXX2 (Industrial, Extended) PIC18LCXX2 (Industrial) (Continued)


DC CHARACTERISTICS			Standard O Operating te	• •	-40°C	The function of the second states of the second st		
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
	Vol	Output Low Voltage						
D080		I/O ports	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C		
D080A			—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C		
D083		OSC2/CLKOUT (RC mode)	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C		
D083A			—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C		
	Vон	Output High Voltage <sup>(3)</sup>						
D090		I/O ports	Vdd - 0.7	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С		
D090A			Vdd - 0.7	—	V	IOH = -2.5 mA, VDD = 4.5V, -40°С to +125°С		
D092		OSC2/CLKOUT (RC mode)	Vdd - 0.7	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С		
D092A			Vdd - 0.7	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С		
D150	Vod	Open Drain High Voltage	_	8.5	V	RA4 pin		
		Capacitive Loading Specs on Output Pins						
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	50	pF	To meet the AC Timing Specifications		
D102	Св	SCL, SDA	—	400	pF	In I <sup>2</sup> C mode		

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC MCU be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

### FIGURE 21-3: LOW VOLTAGE DETECT CHARACTERISTICS



#### TABLE 21-1: LOW VOLTAGE DETECT CHARACTERISTICS

Param No.	Symbol	Chara	cteristic Min Max Units Condition							
D420	Vlvd	LVD Voltage	LVV<3:0> = 0100	2.5	2.66	V				
		_	LVV<3:0> = 0101	2.7	2.86	V				
			LVV<3:0> = 0110	2.8	2.98	V				
			LVV<3:0> = 0111	3.0	3.2	V				
			LVV<3:0> = 1000	3.3	3.52	V				
			LVV<3:0> = 1001	3.5	3.72	V				
			LVV<3:0> = 1010	3.6	3.84	V				
			LVV<3:0> = 1011	3.8	4.04	V				
			LVV<3:0> = 1100	4.0	4.26	V				
			LVV<3:0> = 1101	4.2	4.46	V				
			LVV<3:0> = 1110	4.5	4.78	V				

			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +40^{\circ}C$					
Param. No.	Sym	Characteristic	Min	Max	Units	Conditions		
		Internal Program Memory Programming Specs (Note 1)						
D110	Vpp	Voltage on MCLR/VPP pin	12.75	13.25	V	(Note 2)		
D111	Vddp	Supply voltage during programming	4.75	5.25	V			
D112	IPP	Current into MCLR/VPP pin	—	50	mA			
D113	IDDP	Supply current during programming	—	30	mA			
D114	TPROG	Programming pulse width	50	1000	μS	Terminated via internal/external interrupt or a RESET		
D115	TERASE	EPROM erase time						
		Device operation $\leq$ 3V	60	—	min.			
		Device operation $\ge 3V$	30	—	min.			

#### TABLE 21-2: EPROM PROGRAMMING REQUIREMENTS

**Note 1:** These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in the PIC18CXXX Programming Specifications (Literature Number DS39028).

2: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

## 21.3 AC (Timing) Characteristics

#### 21.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2pp	S	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercase I	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase I	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I <sup>2</sup> C	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		


#### 21.3.2 TIMING CONDITIONS

The temperature and voltages specified in Table 21-3 apply to all timing specifications unless otherwise noted. Figure 21-4 specifies the load conditions for the timing specifications.


#### TABLE 21-3: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions (unless otherwise stated)
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial
AC CHARACTERISTICS	-40°C $\leq$ TA $\leq$ +125°C for extended
	Operating voltage VDD range as described in DC spec Section 21.1. LC parts operate for industrial temperatures only.

#### FIGURE 21-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### 21.3.3 TIMING DIAGRAMS AND SPECIFICATIONS



#### TABLE 21-4: EXTERNAL CLOCK TIMING REQUIREMENTS


Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKIN	DC	4	MHz	XT osc
		Frequency <sup>(1)</sup>	DC	25	MHz	HS osc
			4	10	MHz	HS + PLL osc
			DC	40	kHz	LP osc
			DC	40	MHz	EC, ECIO
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHz	RC osc
			0.1	4	MHz	XT osc
			4	25	MHz	HS osc
			4	10	MHz	HS + PLL osc
			5	200	kHz	LP osc mode
1	Tosc	External CLKIN Period <sup>(1)</sup>	250	_	ns	XT and RC osc
			40	—	ns	HS osc
			100	250	ns	HS + PLL osc
			25	—	μs	LP osc
			25	_	ns	EC, ECIO
		Oscillator Period <sup>(1)</sup>	250	_	ns	RC osc
			250	10,000	ns	XT osc
			25	250	ns	HS osc
			100	250	ns	HS + PLL osc
			25	_	μS	LP osc
2	TCY	Instruction Cycle Time <sup>(1)</sup>	100		ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30		ns	XT osc
	TosH	High or Low Time	2.5	—	μs	LP osc
			10	—	ns	HS osc
4	TosR,	External Clock in (OSC1)		20	ns	XT osc
	TosF	Rise or Fall Time	—	50	ns	LP osc
			—	7.5	ns	HS osc

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time-base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

TABLE 21-5:	PLL CLOCK TIMING SPECIFICATION (VDD = 4.2V - 5.4	5V)
-------------	--	-----

Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	TRC	PLL Start-up Time (Lock Time)		2	ms	
	ΔCLK	CLKOUT Stability (Jitter) using PLL	-2	+2	%	

### FIGURE 21-6: CLKOUT AND I/O TIMING




#### TABLE 21-6: CLKOUT AND I/O TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓		_	75	200	ns	(1)
11	TosH2ckH	OSC1↑ to CLKOUT↑		—	75	200	ns	(1)
12	TckR	CLKOUT rise time		—	35	100	ns	(1)
13	TckF	CLKOUT fall time		—	35	100	ns	(1)
14	TckL2ioV	CLKOUT ↓ to Port out v	/alid	—	_	0.5TCY + 20	ns	(1)
15	TioV2ckH	Port in valid before CLK	OUT ↑	0.25Tcy + 25	_		ns	(1)
16	TckH2iol	Port in hold after CLKO	UT ↑	0	_	_	ns	(1)
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Po	ort out valid	_	50	150	ns	
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to	PIC18CXXX	100	_		ns	
18A		Port input invalid (I/O in hold time)	PIC18LCXXX	200	—	_	ns	
19	TioV2osH	Port input valid to OSC1 (I/O in setup time)	1↑	0	—	—	ns	
20	TioR	Port output rise time	PIC18CXXX	—	12	25	ns	
20A			PIC18LCXXX	_	_	50	ns	
21	TioF	Port output fall time	PIC18CXXX	_	12	25	ns	
21A			PIC18LCXXX	_		50	ns	
22††	TINP	INT pin high or low time		Тсү	_		ns	
23††	Trbp	RB7:RB4 change INT h	Тсү	_		ns		
24††	TRCP	RC7:RC4 change INT h		20			ns	


these parameters are asynchronous events not related to any internal clock edges.

**Note 1:** Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.



## FIGURE 21-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

#### FIGURE 21-8: BROWN-OUT RESET TIMING



## TABLE 21-7:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER<br/>AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Symbol Characteristic		Тур	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2		_	μS	
31	Twdt	Watchdog Timer Time-out Period (No Postscaler)	7	18	33	ms	
32	Tost	Oscillation Start-up Timer Period	1024Tosc	_	1024Tosc	_	Tosc = OSC1 period
33	TPWRT	Power up Timer Period	28	72	132	ms	
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μS	
35	TBOR	Brown-out Reset Pulse Width	200	_	—	μS	$VDD \le BVDD$ (See D005)
36	Tivrst	Time for Internal Reference Voltage to become stable	—	20	50	μS	

FIGURE 21-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS





TABLE 21-8:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	---

Param No.	Symbol		Characteris	tic	Min	Max	Units	Conditions					
40	Tt0H	T0CKI H	ligh Pulse Width	No Prescaler	0.5Tcy + 20		ns						
				With Prescaler	10	_	ns						
41	Tt0L	T0CKI L	ow Pulse Width	No Prescaler	0.5Tcy + 20	_	ns						
				With Prescaler	10		ns						
42	Tt0P	T0CKI P	Period	No Prescaler	Tcy + 10		ns						
				With Prescaler	Greater of: 20 ns or <u>Tcy + 40</u> N		ns	N = prescale value (1, 2, 4,, 256)					
45	Tt1H	T1CKI	Synchronous, no	o prescaler	0.5Tcy + 20	_	ns						
		High	•	•	•	Synchronous,	PIC18CXXX	10	_	ns			
		Time	with prescaler	PIC18LCXXX	25	_	ns						
			Asynchronous	PIC18CXXX	30	_	ns						
				PIC18LCXXX	40	_	ns						
46	Tt1L	T1CKI	Synchronous, no	prescaler	0.5Tcy + 20	_	ns						
		Low	Synchronous,	PIC18CXXX	15	_	ns						
		Time	Time	Time	Time	Time	Time	with prescaler	PIC18LCXXX	30	_	ns	
			Asynchronous	PIC18CXXX	30	_	ns						
				PIC18LCXXX	40	_	ns						
47	Tt1P	T1CKI input period	Synchronous		Greater of: 20 ns or <u>Tcy + 40</u> N		ns	N = prescale value (1, 2, 4, 8)					
			Asynchronous		60		ns						
	Ft1	T1CKI o	scillator input free	luency range	DC	50	kHz						
48	Tcke2tmrl	Delay fro	om external T1CK crement	I clock edge to	2Tosc	7Tosc							

### FIGURE 21-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)



## TABLE 21-9: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param. No.	Symbol	CI	naracteristic		Min	Мах	Units	Conditions
50	TccL	CCPx input low	No Presca	ler	0.5Tcy + 20	—	ns	
		time	With	PIC18CXXX	10	_	ns	
			Prescaler	PIC18LCXXX	20	—	ns	
51	TccH	CCPx input No Prescaler		ler	0.5Tcy + 20	_	ns	
		high time	With	PIC18CXXX	10	—	ns	
			Prescaler	PIC18LCXXX	20	_	ns	
52	TccP	CCPx input peri	od		<u>3Tcy + 40</u> N	—	ns	N = prescale value (1,4 or 16)
53	TccR	CCPx output fall	time	PIC18CXXX	_	25	ns	
				PIC18LCXXX		50	ns	
54	TccF	CCPx output fall	time	PIC18CXXX	_	25	ns	
				PIC18LCXXX		50	ns	







TABLE 21-10:	PARALLEL	SLAVE PORT	REQUIREMENTS	(PIC18C4X2)
--------------	----------	------------	--------------	-------------

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
62	TdtV2wrH	I Data in valid before WR↑ or CS↑ (setup time)		20	—	ns		
				25	—	ns	Extended Temp. Range	
63	TwrH2dtl	$\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ to data–in invalid	PIC18CXXX	20	_	ns		
		(hold time)	PIC18LCXXX	35		ns		
64	TrdL2dtV	rdL2dtV $\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid		_	80	ns		
				—	90	ns	Extended Temp. Range	
65	TrdH2dtl	$\overline{RD}$ or $\overline{CS}$ to data–out invalid		10	30	ns		
66	TibfINH	Inhibit of the IBF flag bit being cleared from $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$			3Tcy			




#### FIGURE 21-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

### TABLE 21-11: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}$ to SCK $\downarrow$ or SCK $\uparrow$ input		Тсү	—	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK input low time (Slave mode)	Continuous	1.25Tcy + 30		ns	
72A			Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	_	ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	_	ns	
75	TdoR	SDO data output rise time	PIC18CXXX	—	25	ns	
			PIC18LCXXX		45	ns	
76	TdoF	SDO data output fall time			25	ns	
78	TscR	SCK output rise time (Master mode)	PIC18CXXX	—	25	ns	
			PIC18LCXXX		45	ns	
79	TscF	SCK output fall time (Master r	—	25	ns		
80 TscH2doV, TscL2doV	TscH2doV,	SDO data output valid after	PIC18CXXX	—	50	ns	
	TscL2doV	SCK edge	PIC18LCXXX	_	100	ns	

**Note 1:** Requires the use of Parameter # 73A.

2: Only if Parameter # 71A and # 72A are used.




### FIGURE 21-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

## TABLE 21-12: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteris	Min	Max	Units	Conditions	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input	100	_	ns		
73A	Тв2в	Last clock edge of Byte1 to th of Byte2	1.5Tcy + 40	_	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	_	ns	
75	TdoR	SDO data output rise time	PIC18CXXX	_	25	ns	
			PIC18LCXXX		45	ns	
76	TdoF	SDO data output fall time		—	25	ns	
78	TscR	SCK output rise time	PIC18CXXX	_	25	ns	
		(Master mode)	PIC18LCXXX		45	ns	
79	TscF	SCK output fall time (Master	mode)	_	25	ns	
80	TscH2doV,	SDO data output valid after	PIC18CXXX	_	50	ns	
	TscL2doV	SCK edge			100	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to SC	K edge	Тсү	—	ns	

**Note 1:** Requires the use of Parameter # 73A.

2: Only if Parameter # 71A and # 72A are used.




## TABLE 21-13: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0))

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input		Тсү	_	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCk	100	_	ns		
73A	Тв2в	Last clock edge of Byte1 to the first c	1.5Tcy + 40	_	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK	100	_	ns		
75	TdoR	SDO data output rise time	PIC18CXXX	—	25	ns	
			PIC18LCXXX		45	ns	
76	TdoF	SDO data output fall time		—	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance		10	50	ns	
78	TscR	SCK output rise time	PIC18CXXX	_	25	ns	
		(Master mode)	PIC18LCXXX		45	ns	
79	TscF	SCK output fall time (Master mode)			25	ns	
80	TscH2doV,	SDO data output valid after SCK	PIC18CXXX		50	ns	
	TscL2doV	edge	PIC18LCXXX		100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	ns	

**Note 1:** Requires the use of Parameter # 73A.

2: Only if Parameter # 71A and # 72A are used.



## TABLE 21-14: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions	
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to $SCK\downarrow$ or $SCK\uparrow$ input		Тсү	_	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73A	Тв2в	Last clock edge of Byte1 to the first	clock edge of Byte2	1.5Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SC	old time of SDI data input to SCK edge				
75	TdoR	SDO data output rise time	PIC18CXXX		25	ns	
			PIC18LCXXX		45	ns	
76	TdoF	SDO data output fall time		_	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance		10	50	ns	
78	TscR	SCK output rise time	PIC18CXXX	_	25	ns	
		(Master mode)	PIC18LCXXX	_	45	ns	
79	TscF	SCK output fall time (Master mode	e)		25	ns	
80	TscH2doV,	SDO data output valid after SCK	PIC18CXXX		50	ns	
	TscL2doV	edge	PIC18LCXXX		100	ns	
82	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$	PIC18CXXX		50	ns	
		edge	PIC18LCXXX		100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	ns	

**Note 1:** Requires the use of Parameter # 73A.

2: Only if Parameter # 71A and # 72A are used.

## FIGURE 21-16: I<sup>2</sup>C BUS START/STOP BITS TIMING





TABLE 21-15:       I <sup>2</sup> C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)
---

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions	
90	Tsu:sta	START condition	100 kHz mode	4700	—	ns	Only relevant for Repeated	
		Setup time	400 kHz mode	600	—		START condition	
91	Thd:sta	START condition	100 kHz mode	4000	_	ns	After this period the first	
		Hold time	400 kHz mode	600	_		clock pulse is generated	
92	Tsu:sto	STOP condition	100 kHz mode	4700	_	ns		
		Setup time	400 kHz mode	600	_			
93	Thd:sto	STOP condition	100 kHz mode	4000	_	ns		
		Hold time	400 kHz mode	600	—			



## TABLE 21-16: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0	—	μs	PIC18CXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μs	PIC18CXXX must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy	-		
101	TLOW	Clock low time	100 kHz mode	4.7	_	μs	PIC18CXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	PIC18CXXX must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy	_		
102	Tr	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	_	μS	Only relevant for Repeated
		setup time	400 kHz mode	0.6	_	μS	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	—	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100		ns	
92	Tsu:sto	STOP condition setup	100 kHz mode	4.7		μS	
		time	400 kHz mode	0.6		μS	
109	ΤΑΑ	Output valid from	100 kHz mode		3500	ns	(Note 1)
		clock	400 kHz mode		—	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	μS	Time the bus must be free before
			400 kHz mode	1.3		μS	a new transmission can start
D102	Св	Bus capacitive loading		—	400	pF	

**Note** 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the standard mode I<sup>2</sup>C bus specification) before the SCL line is

IR max. + ISU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I<sup>2</sup>C bus specification) before the SCL line is released.





TABLE 21-17:	MASTER SSP I <sup>2</sup> C E	<b>BUS START/STOP</b>	BITS REQUIREMENTS
--------------	-------------------------------	-----------------------	-------------------

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated START condition
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		Condition
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period the
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		
93	THD:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)		]	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.




## TABLE 21-18: MASTER SSP I<sup>2</sup>C BUS DATA REQUIREMENTS

Param. No.	Symbol	Charac	cteristic	Min	Max	Units	Conditions
100	Thigh	Clock high time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)		ms	
101	TLOW	Clock low time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	
102	Tr	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be
		rise time	400 kHz mode	20 + 0.1Св	300	ns	from 10 to 400 pF
			1 MHz mode <sup>(1)</sup>	—	300	ns	
103	Tf	SDA and SCL	100 kHz mode	—	300	ns	CB is specified to be
		fall time	400 kHz mode	20 + 0.1Св	300	ns	from 10 to 400 pF
			1 MHz mode <sup>(1)</sup>	_	100	ns	
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	Only relevant for
		setup time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	Repeated START
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	condition
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	After this period the
		hold time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	first clock pulse is
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	ms	generated
106	THD:DAT	Data input	100 kHz mode	0		ns	
		hold time	400 kHz mode	0	0.9	ms	
			1 MHz mode <sup>(1)</sup>	TBD	_	ns	
107	TSU:DAT	Data input	100 kHz mode	250		ns	(Note 2)
		setup time	400 kHz mode	100	_	ns	
			1 MHz mode <sup>(1)</sup>	TBD	_	ns	
92	TSU:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	
		setup time	400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	ms	
109	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	
		clock	400 kHz mode		1000	ns	
			1 MHz mode <sup>(1)</sup>	—	—	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	ms	Time the bus must be
			400 kHz mode	1.3		ms	free before a new
			1 MHz mode <sup>(1)</sup>	TBD		ms	transmission can start
D102	Св	Bus capacitive loa	ading	—	400	pF	

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

2: A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode) before the SCL line is released.

Note:




## TABLE 21-19: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Refer to Figure 21-4 for load conditions.

Param. No.	Symbol	Characteristic	Characteristic		Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)					
		Clock high to data out valid	PIC18 <b>C</b> XXX	_	40	ns	
			PIC18LCXXX		100	ns	
121	Tckrf	Clock out rise time and fall time	PIC18 <b>C</b> XXX	_	25	ns	
		(Master mode)	PIC18LCXXX	_	50	ns	
122	Tdtrf	Data out rise time and fall time	PIC18CXXX	_	25	ns	
			PIC18LCXXX		50	ns	

## FIGURE 21-21: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



## TABLE 21-20: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE) Data hold before CK $\downarrow$ (DT hold time)	10		20	
126	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	10		ns ns	

## TABLE 21-21: A/D CONVERTER CHARACTERISTICS: PIC18CXX2 (INDUSTRIAL, EXTENDED) PIC18LCXX2 (INDUSTRIAL)


Param No.	Symbol	Charac	teristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution		_	_	10 10	bit bit	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A03	EIL	Integral linearity	/ error	_	_	<±1 <±2	LSb LSb	$\begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A04	Edl	Differential lines	arity error	_	_	<±1 <±2	LSb LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A05	Efs	Full scale error		_	—	<±1 <±1	LSb LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A06	EOFF	Offset error		_	_	<±1 <±1	LSb LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A10	_	Monotonicity	g	guaranteed <sup>(3)</sup>			$VSS \leq VAIN \leq VREF$	
A20	Vref	Reference voltage		0V	—	—	V	
A20A		(VREFH - VREFL)		3V		_	V	For 10-bit resolution
A21	Vrefh	Reference voltage High		AVss		AVDD + 0.3V	V	
A22	Vrefl	Reference volta	age Low	AVss - 0.3V	—	AVdd	V	
A25	VAIN	Analog input vo	ltage	AVss - 0.3V	_	VREF + 0.3V	V	
A30	ZAIN	Recommended analog voltage		—	_	10.0	kΩ	
A40	IAD	A/D conversion	PIC18 <b>C</b> XXX	—	180	—	μΑ	Average current
		current (VDD)	PIC18LCXXX	—	90	—	μA	consumption when A/D is on <b>(Note 1)</b> .
A50	IREF	VREF input curr	ent <b>(Note 2)</b>	10		1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD, see Section 16.0.
				—	_	10	μΑ	During A/D conversion cycle.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module. VREF current is from RA2/AN2/VREF- and RA3/AN3/VREF+ pins or AVDD and AVss pins, whichever is selected as reference input.

**2:** VSS  $\leq$  VAIN  $\leq$  VREF

3: The A/D conversion result never decreases with an increase in the Input Voltage, and has no missing codes.





## TABLE 21-22: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
130	TAD	A/D clock period PIC18 <b>C</b> XXX		1.6	20 <sup>(5)</sup>	μS	Tosc based, VREF $\geq 3.0V$
			PIC18LCXXX	3.0	20 <sup>(5)</sup>	μS	Tosc based, VREF full range
			PIC18CXXX	2.0	6.0	μS	A/D RC mode
			PIC18LCXXX	3.0	9.0	μS	A/D RC mode
131	TCNV	Conversion time (not including acquisiti	11	12	TAD		
132	TACQ	Acquisition time (Note	3)	15 10		μs μs	$\begin{array}{l} -40^{\circ}C \leq Temp \leq 125^{\circ}C \\ 0^{\circ}C \leq Temp \leq 125^{\circ}C \end{array}$
135	Tswc	Switching Time from c	onvert $\rightarrow$ sample	—	(Note 4)		
136	Тамр	Amplifier settling time	(Note 2)	1	_	μs	This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 16.0 for minimum conditions, when input voltage has changed more than 1 LSb.

**3:** The time for the holding capacitor to acquire the "New" input voltage, when the voltage changes full scale after the conversion (AVDD to AVSS, or AVSS to AVDD). The source impedance (*Rs*) on the input channels is  $50 \Omega$ .

4: On the next Q4 cycle of the device clock.

5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

## 22.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for design guidance and are not tested.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'Max' or 'min' represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is standard deviation, over the whole temperature range.







FIGURE 22-1: TYPICAL IDD vs. Fosc OVER VDD (HS MODE)







© 1999-2013 Microchip Technology Inc.



## FIGURE 22-3: TYPICAL IDD vs. Fosc OVER VDD (HS/PLL MODE)











FIGURE 22-5: TYPICAL IDD vs. Fosc OVER VDD (XT MODE)





© 1999-2013 Microchip Technology Inc.



## FIGURE 22-7: TYPICAL IDD vs. Fosc OVER VDD (LP MODE)









FIGURE 22-9: TYPICAL AND MAXIMUM IDD vs. VDD (TIMER1 AS MAIN OSCILLATOR, 32.768 kHz, C = 47 pF)









© 1999-2013 Microchip Technology Inc.


## FIGURE 22-11: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 100 pF, 25°C)



## FIGURE 22-12: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 300 pF, 25°C)




DS39026D-page 268




## FIGURE 22-13: IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)





© 1999-2013 Microchip Technology Inc.







FIGURE 22-16: TYPICAL AND MAXIMUM AlwDT vs. VDD OVER TEMPERATURE (WDT ENABLED)



DS39026D-page 270






FIGURE 22-17: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD vs. VDD (-40°C TO +125°C)








## FIGURE 22-19: △ILVD vs. VDD OVER TEMPERATURE (LVD ENABLED, VLVD = 4.5V - 4.78V)









FIGURE 22-22: TYPICAL AND MAXIMUM Vol vs. lol (VDD = 5V, -40°C TO +125°C)



© 1999-2013 Microchip Technology Inc.





FIGURE 22-23: TYPICAL AND MAXIMUM Vol vs. lol (VDD = 3V, -40°C TO +125°C)









FIGURE 22-25: MINIMUM AND MAXIMUM VIN vs. VDD, (TTL INPUT, -40°C TO +125°C)






© 1999-2013 Microchip Technology Inc.

NOTES:

## 23.0 PACKAGING INFORMATION

## 23.1 Package Marking Information

### 28-Lead PDIP (Skinny DIP)



Example	
	PIC18C242-I/SP

**1**0117017

28-1	Lead	SOIC





Legend:	XXX Y YY WW NNN e3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
ł	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

## Package Marking Information (Cont'd)

#### 40-Lead PDIP



#### Example




PIC18C452

-I/JW

0115017

#### 28- and 40-Lead JW (CERDIP)



## 44-Lead TQFP



### Example


Example

 $\mathbf{v}$ 


MICROCHIP



## 44-Lead PLCC



#### Example




DS39026D-page 278

#### 23.2 **Package Details**

The following sections give the technical details of the packages.

### 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



	Units	INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	с	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing §	eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


\* Controlling Parameter § Significant Characteristic


Notes:


Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-095 Drawing No. C04-070

### 28-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		INCHES*		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.050			1.27	
Overall Height	А	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	ø	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

\* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013

Drawing No. C04-052

### 40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*			MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		40			40		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.160	.175	.190	4.06	4.45	4.83	
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88	
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22	
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45	
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

\* Controlling Parameter § Significant Characteristic

Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011

Drawing No. C04-016

### 28-Lead Ceramic Dual In-line with Window (JW) - 600 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




	Units	INCHES*			MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.195	.210	.225	4.95	5.33	5.72
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.015	.038	.060	0.38	0.95	1.52
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Ceramic Pkg. Width	E1	.514	.520	.526	13.06	13.21	13.36
Overall Length	D	1.430	1.460	1.490	36.32	37.08	37.85
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.050	.058	.065	1.27	1.46	1.65
Lower Lead Width	В	.016	.020	.023	0.41	0.51	0.58
Overall Row Spacing §	eB	.610	.660	.710	15.49	16.76	18.03
Window Diameter	W	.270	.280	.290	6.86	7.11	7.37

Kontrolling Parameter
 Significant Characteristic
 JEDEC Equivalent: MO-103
 Drawing No. C04-013

### 40-Lead Ceramic Dual In-line with Window (JW) - 600 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




	Units	INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.185	.205	.225	4.70	5.21	5.72
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.030	.045	.060	0.76	1.14	1.52
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88
Ceramic Pkg. Width	E1	.514	.520	.526	13.06	13.21	13.36
Overall Length	D	2.040	2.050	2.060	51.82	52.07	52.32
Tip to Seating Plane	L	.135	.140	.145	3.43	3.56	3.68
Lead Thickness	С	.008	.011	.014	0.20	0.28	0.36
Upper Lead Width	B1	.050	.053	.055	1.27	1.33	1.40
Lower Lead Width	В	.016	.020	.023	0.41	0.51	0.58
Overall Row Spacing §	eB	.610	.660	.710	15.49	16.76	18.03
Window Diameter	W	.340	.350	.360	8.64	8.89	9.14

Significant Characteristic JEDEC Equivalent: MO-103 Drawing No. C04-014

#### 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units	nits INCHES			MILLIMETERS*		
on Limits	MIN	NOM	MAX	MIN	NOM	MAX
n		44			44	
р		.031			0.80	
n1		11			11	
Α	.039	.043	.047	1.00	1.10	1.20
A2	.037	.039	.041	0.95	1.00	1.05
A1	.002	.004	.006	0.05	0.10	0.15
L	.018	.024	.030	0.45	0.60	0.75
(F)		.039		1.00		
φ	0	3.5	7	0	3.5	7
Е	.463	.472	.482	11.75	12.00	12.25
D	.463	.472	.482	11.75	12.00	12.25
E1	.390	.394	.398	9.90	10.00	10.10
D1	.390	.394	.398	9.90	10.00	10.10
С	.004	.006	.008	0.09	0.15	0.20
В	.012	.015	.017	0.30	0.38	0.44
CH	.025	.035	.045	0.64	0.89	1.14
α	5	10	15	5	10	15
β	5	10	15	5	10	15
	on Limits           n           p           n1           A           A2           A1           L           (F)           φ           E           D1           c           B           CH           α	on Limits         MIN           n         p           n1         .039           A2         .037           A1         .002           L         .018           (F)         .018           E         .463           D         .463           E1         .390           C         .004           B         .012           CH         .025           α         5	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

\* Controlling Parameter

§ Significant Characteristic


Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026

Drawing No. C04-076

### 44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES*			N	IILLIMETERS	6
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	E	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047

Drawing No. C04-048

NOTES:

## APPENDIX A: REVISION HISTORY

## Revision A (July 1999)

Original data sheet for PIC18CXX2 family.

## **Revision B (March 2001)**

Added DC and AC characteristics graphs (Section 22.0).

## **Revision C (January 2013)**

Added a note to each package outline drawing.

### TABLE 1: DEVICE DIFFERENCES

## APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table 1.

Feature	PIC18C242	PIC18C252	PIC18C442	PIC18C452
Program Memory (Kbytes)	16	32	16	32
Data Memory (Bytes)	512	1536	512	1536
A/D Channels	5	5	8	8
Parallel Slave Port (PSP)	No	No	Yes	Yes
Package Types	28-pin DIP 28-pin SOIC 28-pin JW	28-pin DIP 28-pin SOIC 28-pin JW	40-pin DIP 44-pin PLCC 44-pin TQFP 40-pin JW	40-pin DIP 44-pin PLCC 44-pin TQFP 40-pin JW

## APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

#### **Not Applicable**

## APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18CXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

#### APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18CXXX) is provided in AN716, "*Migrating Designs from PIC16C74A/74B to PIC18C442.*" The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

### APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18CXXX) is provided in AN726, "*PIC17CXXX to PIC18CXXX Migration*." This Application Note is available as Literature Number DS00726.

NOTES:

## INDEX

## Α

A/D	
A/D Converter Flag (ADIF Bit)	
A/D Converter Interrupt, Configuring	
ADCON0 Register	
ADCON1 Register	165, 166
ADRES Register	
Analog Port Pins	
Analog Port Pins, Configuring	
Associated Registers	
Block Diagram	
Block Diagram, Analog Input Model	
Configuring the Module	
Conversion Clock (TAD)	
Conversion Status (GO/DONE Bit)	
Conversions	171
Converter Characteristics	
Equations	
Sampling Requirements	
Sampling Time	
Special Event Trigger (CCP)	
Timing Diagram	
Absolute Maximum Ratings	235
ACKSTAT	
ADCON0 Register	
GO/DONE Bit	
ADCON1 Register	165, 166
ADDLW	
ADDWF	
ADDWFC	
ADRES Register	165, 167
Analog-to-Digital Converter. See A/D	
ANDLW	
ANDWF	
Assembler	
MPASM Assembler	

### В

Baud Rate Generator	
BC	195
BCF	
 BF	
Block Diagrams	
A/D Converter	167
Analog Input Model	
Baud Rate Generator	136
Capture Mode Operation	109
Compare Mode Operation	110
Low Voltage Detect	
External Reference Source	174
Internal Reference Source	174
MSSP	
I <sup>2</sup> C Mode	
SPI Mode	
On-Chip Reset Circuit	
Parallel Slave Port (PORTD and PORTE)	
PORTA	
RA3:RA0 and RA5 Port Pins	77
RA4/T0CKI Pin	
	-
RA6 Pin	

PORTB	
RB3 Pin	81
RB3:RB0 Port Pins	81
RB7:RB4 Port Pins	80
PORTC (Peripheral Output Override)	83
PORTD (I/O Mode)	85
PORTE (I/O Mode)	87
PWM Operation (Simplified)	. 112
SSP (SPI Mode)	. 121
Timer1	
Timer1 (16-bit R/W Mode)	98
Timer2	. 102
Timer3	
Timer3 (16-bit R/W Mode)	. 104
USART	
Asynchronous Receive	. 157
Asynchronous Transmit	. 155
Watchdog Timer	. 184
BN	. 196
BNC	. 197
BNOV	. 198
BNZ	. 198
BOR. See Brown-out Reset	
BOV	. 201
BRA	. 199
BRG. See Baud Rate Generator	
Brown-out Reset (BOR) 26	, 179
Timing Diagram	
BSF	
BTFSC	. 200
BTFSS	. 200
BTG	-
Bus Collision During a Repeated START Condition	
Bus Collision During a START Condition	
Bus Collision During a STOP Condition	. 148
BZ	. 202

#### С

CALL	202
Capture (CCP Module)	109
Associated Registers	
Block Diagram	109
CCP Pin Configuration	
CCPR1H:CCPR1L Registers	
Software Interrupt	
Timer1 Mode Selection	
Capture/Compare/PWM (CCP)	
Capture Mode. See Capture	
CCP1	108
CCPR1H Register	108
CCPR1L Register	
CCP1CON and CCP2CON Registers	
CCP2	108
CCPR2H Register	108
CCPR2L Register	
Compare Mode. See Compare	
Interaction of Two CCP Modules	108
PWM Mode. See PWM	
Timer Resources	108
Timing Diagram	250
Clocking Scheme	
CLRF	
CLRWDT	203

Code Examples	
16 x 16 Signed Multiply Routine	62
16 x 16 Unsigned Multiply Routine	62
8 x 8 Signed Multiply Routine	61
8 x 8 Unsigned Multiply Routine	61
Changing Between Capture Prescalers	
Fast Register Stack	
Initializing PORTA	77
Initializing PORTB	80
Initializing PORTC	83
Initializing PORTD	85
Initializing PORTE	
Loading the SSPBUF Register	122
Saving STATUS, WREG and BSR Registers	
in RAM	
Code Protection1	79, 186
COMF	
Compare (CCP Module)	
Associated Registers	111
Block Diagram	
CCP Pin Configuration	
CCPR1H:CCPR1L Registers	
Software Interrupt	
Special Event Trigger	
Timer1 Mode Selection	-
Configuration Bits	
Context Saving During Interrupts	
Example Code	
Conversion Considerations	
CPFSEQ	-
CPFSGT	
CPFSLT	205

#### D

Data Memory	
General Purpose Registers	
Special Function Registers	
DAW	
DC Characteristics	237, 240
DECF	
DECFSNZ	207
DECFSZ	
Device Differences	
Direct Addressing	51

### Е

Electrical Characteristics	235
Errata	5
F	
Firmware Instructions	187

#### G

General Call Address Sequence	
General Call Address Support	
GOTO	

#### T

I/O Ports
I <sup>2</sup> C (SSP Module) 128
ACK Pulse
Addressing 129
Block Diagram
Read/Write Bit Information (R/W Bit)
Reception
Serial Clock (RC3/SCK/SCL)
Slave Mode
Timing Diagram, Data
Timing Diagram, START/STOP Bits
Transmission
I <sup>2</sup> C Master Mode Reception
I <sup>2</sup> C Master Mode Repeated START Condition
I <sup>2</sup> C Module
Acknowledge Sequence Timing142
Baud Rate Generator
Block Diagram
Baud Rate Generator
BRG Reset Due to SDA Collision
BRG Timing
Bus Collision
Acknowledge144
Repeated START Condition
Repeated START Condition Timing
(Case 1)
Repeated START Condition Timing
(Case 2)
START Condition145
START Condition Timing 145, 146
STOP Condition 148
STOP Condition Timing (Case 1) 148
STOP Condition Timing (Case 2) 148
Transmit Timing 144
Bus Collision Timing 144
Clock Arbitration143
Clock Arbitration Timing (Master Transmit)
General Call Address Support
Master Mode 7-bit Reception Timing
Master Mode Operation
Master Mode START Condition
Master Mode Transmission
Master Mode Transmission
Master Mode Transmit Sequence
Repeat START Condition Timing
STOP Condition Receive or Transmit Timing
STOP Condition Timing
Waveforms for 7-bit Reception
Waveforms for 7-bit Transmission 130
ICEPIC In-Circuit Emulator
ID Locations 179, 186
INCF
INCFSZ
In-Circuit Serial Programming (ICSP) 179, 186
Indirect Addressing
FSR Register
INFSNZ
Instruction Cycle
Instruction Flow/Pipelining
Instruction Format
100

Instruction Set .	
ADDWF	
ADDWFC	
ANDLW	
ANDWF	
BC	
BCF	
BNC	
BNOV	
BNZ	
-	
-	
BTFSS	
BTG	
CALL	
-	
CLRWDT .	
COMF	
CPFSEQ .	
CPFSLT	
DAW	
-	
DECFSNZ	
DECFSZ	
GOTO	
INCF	
INFSNZ	
IORLW	
IORWF	
LFSR	
-	
-	
-	
-	
-	
-	
-	
-	
131532	

XORLW
XORWF
Summary Table 190
INT Interrupt (RB0/INT). See Interrupt Sources
INTCON Register
RBIF Bit
INTCON Registers
Inter-Integrated Circuit. See I <sup>2</sup> C
Internal Program Memory
Read/Writes57
Interrupt Sources
A/D Conversion Complete
Capture Complete (CCP) 109
Compare Complete (CCP) 110
INT0
Interrupt-on-Change (RB7:RB4)
PORTB, on Change75
RB0/INT Pin, External75
SSP Receive/Transmit Complete 115
TMR075
TMR0 Overflow95
TMR1 Overflow
TMR2 to PR2 Match 102
TMR2 to PR2 Match (PWM) 101, 112
USART Receive/Transmit Complete
Interrupts, Enable Bits
CCP1 Enable (CCP1IE Bit) 109
Interrupts, Flag Bits
A/D Converter Flag (ADIF Bit) 167
CCP1 Flag (CCP1IF Bit) 109, 110
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 80
IORLW
IORWF
IPR Registers72

#### Κ

KEELOQ Evaluation and Programming Tools	32
---	----

### L

LFSR	211
Long Write	
and Interrupts	59
Operation	58
Sequence of Events	
Unexpected Termination	59
Low Voltage Detect	173
Block Diagrams	
External Reference Source	174
Internal Reference Source	174
Converter Characteristics	
Effects of a RESET	177
Operation	176
Current Consumption	177
During SLEEP	177
Reference Voltage Set Point	177
LVD. See Low Voltage Detect.	

#### Μ

Master Synchronous Serial Port (MSSP). See SSP. Memory Organization

Data Memory	
Program Memory	35
Migration from Baseline to Enhanced Devices	
MOVF	211
MOVFF	212
MOVLB	
MOVLW	213
MOVWF	213
MPLAB C17 and MPLAB C18 C Compilers	229
MPLAB ICD In-Circuit Debugger	
MPLAB ICE High Performance Universal	
In-Circuit Emulator with MPLAB IDE	
MPLAB Integrated Development	
Environment Software	229
MPLINK Object Linker/MPLIB Object Librarian	
MULLW	214
Multi-Master Mode	144
MULWF	214
N	
IN	
NEGE	215

#### 

#### 

On-Chip Reset Circuit	
Block Diagram	
OPCODE Field Descriptions	
OPTION_REG Register	
PS2:PS0 Bits	
PSA Bit	
T0CS Bit	
T0SE Bit	
Oscillator Configuration	
Oscillator Configurations	
HS	
HS + PLL	
LP	
RC	
RCIO	
ХТ	
Oscillator, Timer1	
Oscillator, WDT	

#### Ρ

Packaging	277
Parallel Slave Port (PSP)	
Associated Registers	91
Block Diagram	90
RE0/RD/AN5 Pin	
RE1/WR/AN6 Pin	89, 90
RE2/CS/AN7 Pin	
Read Waveforms	91
Select (PSPMODE Bit)	85, 90
Timing Diagram	251
Write Waveforms	90
PICDEM 1 Low Cost PIC MCU	
Demonstration Board	231
PICDEM 17 Demonstration Board	
PICDEM 2 Low Cost PIC16CXX	
Demonstration Board	231
PICDEM 3 Low Cost PIC16CXXX	
Demonstration Board	232

PICSTART Plus Entry Level Development System	
PIE Registers	70
Pin F <u>unctio</u> ns	
MCLR/Vpp10	
OSC1/CLKIN 10	
OSC2/CLKOUT 10	), 13
RA0/AN010	), 13
RA1/AN1	), 13
RA2/AN2	), 13
RA3/AN3/Vref	), 13
RA4/T0CKI	). 13
RA5/AN4/SS10	
RB0/INT	
RB1 11	
RB2	
RB3 11	'
RB4	'
RB5	'
RB6	'
RB7	'
RC0/T1OSO/T1CKI	'
RC1/T10SI/CCP2	
RC2/CCP1	
RC3/SCK/SCL	
RC4/SDI/SDA	
RC5/SDO 12	
RC6/TX/CK	'
RC7/RX/DT 12	'
RD0/PSP0	
RD1/PSP1	
RD2/PSP2	
RD3/PSP3	16
RD4/PSP4	-
RD5/PSP5	
RD6/PSP6	16
RD7/PSP7	16
RE0/RD/AN5	16
RE1/WR/AN6	
RE2/CS/AN7	16
Vdd12	2, 16
Vss	2, 16
PIR Registers	. 68
Pointer, FSR	
POR. See Power-on Reset.	
PORTA	
Associated Registers	79
Initialization	
PORTA Register	
RA3:RA0 and RA5 Port Pins	
RA4/T0CKI Pin	
RA6 Pin	-
TRISA Register	-
PORTB	
Associated Registers	82
Initialization	
PORTB Register	
RB0/INT Pin, External	
RB0/INT PIN, External	
RB3 Pin RB3:RB0 Port Pins	
RB3.RB0 Poil Pins RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	
RB7:RB4 Port Pins	
TRISB Register	00

PORTC	
Associated Registers	
Block Diagram (Peripheral Output Override) .	
Initialization	83, 85
PORTC Register	
RC3/SCK/SCL Pin	
RC7/RX/DT Pin	
TRISC Register	-
PORTD	
Associated Registers	86
Block Diagram (I/O Mode)	85
Parallel Slave Port (PSP) Function	
PORTD Register	
TRISD Register	85
PORTE	00.00
Analog Port Pins	
Associated Registers Block Diagram (I/O Mode)	
Initialization	
PORTE Register	
PSP Mode Select (PSPMODE Bit)	
RE0/RD/AN5 Pin	
RE1/WR/AN6 Pin	
RE2/CS/AN7 Pin	
TRISE Register	
Postscaler, WDT	
Assignment (PSA Bit)	
Rate Select (PS2:PS0 Bits)	
Switching Between Timer0 and WDT	
Power-down Mode. See SLEEP.	
Power-on Reset (POR)	26, 179
Oscillator Start-up Timer (OST)	
Power-up Timer (PWRT)	
Time-out Sequence	00
Time-out Sequence on Power-up	
Time-out Sequence on Power-up	32, 33 248
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture	32, 33 248 109
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0	32, 33 248 109 95
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit)	32, 33 248 109 95 95
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits)	32, 33 248 109 95 95 95
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT	32, 33 248 109 95 95 95 95
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1	32, 33 248 95 95 95 95 95 95 98
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2	32, 33 248 95 95 95 95 95 98 112
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer	32, 33 248 109 95 95 95 95 95 98 112 231
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System	32, 33 248 109 95 95 95 95 95 98 112 231
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter	32, 33 248 109 95 95 95 95 98 112 301
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register	32, 33 248 109 95 95 95 95 95 98 112 301 301
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register	32, 33 248 109 95 95 95 95 95 95 98 112 301 301 39 39
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory	32, 33 248 109 95 95 95 95 95 95 98 112 301 301 39 39 35
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector	32, 33 248 109 95 95 95 95 95 95 95 95 95 95 
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector	32, 33 248 109 95 95 95 95 95 95 95 95 95 95 
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification	32, 33 248 109 95 95 95 95 95 95 95 95 95 95 
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification Programming, Device Instructions	32, 33 248 109 95 95 95 95 95 95 95 95 95 95 
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification Programming, Device Instructions PSP. See Parallel Slave Port.	
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification Programming, Device Instructions PSP. See Parallel Slave Port. Pulse Width Modulation. See PWM (CCP Module).	
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification Program Verification PSP. See Parallel Slave Port. PUM (CCP Module)	
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification Program Verification PSP. See Parallel Slave Port. PUM (CCP Module) Associated Registers	
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification PSP. See Parallel Slave Port. Pulse Width Modulation. See PWM (CCP Module). PWM (CCP Module) Associated Registers Block Diagram	
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification Program Verification PSP. See Parallel Slave Port. PUM (CCP Module) Associated Registers	
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification Program Verification PSP. See Parallel Slave Port. PULS Width Modulation. See PWM (CCP Module). PWM (CCP Module) Associated Registers Block Diagram CCPR1H:CCPR1L Registers Duty Cycle	
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification PSP. See Parallel Slave Port. Pulse Width Modulation. See PWM (CCP Module). PWM (CCP Module) Associated Registers Block Diagram CCPR1H:CCPR1L Registers	
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Product Identification System Program Counter PCL Register PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification Programming, Device Instructions PSP. See Parallel Slave Port. PULS Width Modulation. See PWM (CCP Module). PWM (CCP Module) Associated Registers Block Diagram CCPR1H:CCPR1L Registers Duty Cycle Example Frequencies/Resolutions	
Time-out Sequence on Power-up Timing Diagram Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Prescaler, Timer2 PRO MATE II Universal Programmer Product Identification System Product Identification System Program Counter PCL Register PCLATH Register Program Memory Interrupt Vector RESET Vector Program Verification Programming, Device Instructions PSP. See Parallel Slave Port. PULS Width Modulation. See PWM (CCP Module). PWM (CCP Module) Associated Registers Block Diagram CCPR1H:CCPR1L Registers Duty Cycle Example Frequencies/Resolutions Output Diagram	

### Q

Q Clock 112
R
RAM. See Data Memory.
RCALL
RCON Register
RCSTA Register
SPEN Bit 149
Register File
Registers
ADCON0 (A/D Control 0) 165
ADCON1 (A/D Control 1) 166
CCP1CON and CCP2CON
(Capture/Compare/PWM Control)
CONFIG1H (Configuration 1 High) 180
CONFIG1L (Configuration 1 Low) 180
CONFIG2H (Configuration 2 High) 181
CONFIG2L (Configuration 2 Low)
CONFIG3H (Configuration 3 High)
CONFIG4L (Configuration 4 Low)
Flag
<b>0</b>
INTCON (Interrupt Control)
INTCON2 (Interrupt Control 2)
INTCON3 (Interrupt Control 3)67
IPR1 (Peripheral Interrupt Priority 1)72
IPR2 (Peripheral Interrupt Priority 2)73
LVDCON (LVD Control) 175
PIE2 (Peripheral Interrupt Enable 1)
PIE2 (Peripheral Interrupt Enable 2)
PIR1 (Peripheral Interrupt Request 1)
PIR2 (Peripheral Interrupt Request 2)
RCON (Register Control)74
RCON (RESET Control)
RCSTA (Receive Status and Control)
SSPCON1 (SSP Control 1)
SSPCON2 (SSP Control 2)
SSPSTAT (SSP Status)
STATUS
STKPTR (Stack Pointer)
Summary
T0CON (Timer0 Control)
T1CON (Timer1 Control)97
T2CON (Timer2 Control) 101
T3CON (Timer3 Control) 103
TRISE
TXSTA (Transmit Status and Control) 149
RESET
Timing Diagram248
RETFIE
RETLW
RETURN
Revision History
RLCF
RLNCF
RRCF
RRNCF

#### S

SCI. See USART.	
SCK	
SDI	. 121
SDO	
Serial Clock, SCK	. 121
Serial Communication Interface. See USART	
Serial Data In, SDI	
Serial Data Out, SDO	. 121
Serial Peripheral Interface. See SPI	
SETF	. 221
Slave Select Synchronization	. 125
Slave Select, SS	
SLEEP 179, 185	
Software Simulator (MPLAB SIM)	
Special Event Trigger. See Compare	
Special Features of the CPU	. 179
Configuration Registers	
Special Function Registers	
Map	
SPI	40
Master Mode	12/
Serial Clock	
Serial Data In	
Serial Data III	
Slave Select	
SPI Clock	
SPI Mode	
SPI Master/Slave Connection	. 123
SPI Module	
Master/Slave Connection	
Slave Mode	
Slave Select Synchronization	
Slave Synch Timing	. 125
Slave Timing with CKE = 0	
Slave Timing with CKE = 1	. 126
<u>SS</u>	. 121
SSP	. 115
Block Diagram (SPI Mode)	. 121
I <sup>2</sup> C Mode. See I <sup>2</sup> C.	
SPI Mode	. 121
Associated Registers	
Block Diagram	
SPI Mode. See SPI.	•••=•
SSPBUF	124
SSPCON1	
SSPCON2 Register	
SSPSR	
SSPSTAT	
TMR2 Output for Clock Shift101	
SSP Module	, 102
	404
SPI Master Mode	
SPI Master./Slave Connection	
SPI Slave Mode	
SSPCON1 Register	
SSPOV	
SSPSTAT Register	
R/W Bit	. 129
STATUS Register	52
STKPTR Register	38
SUBFWB	. 222
SUBLW	. 223
SUBWF	. 223
SUBWFB	
SWAPF	
SWAPF	

#### т

TABLAT Register	57
Table Pointer Operations (Table)	57
Table Read Operation, Diagram	
Table Write Operation, Diagram	
TBLPTR Register	
TBLRD	. 225
TBLWT	226
Timer0	
Clock Source Edge Select (T0SE Bit)	
Clock Source Select (T0CS Bit)	95
Overflow Interrupt	95
Prescaler. See Prescaler, Timer0	
	~~
T0CON Register	
Timing Diagram	249
Timer1	97
Block Diagram	
Block Diagram (16-bit R/W Mode)	
Oscillator	105
Overflow Interrupt	105
Prescaler.	
Special Event Trigger (CCP) 99, 105,	110
T1CON Register	97
Timing Diagram	
TMR1H Register	
0	
TMR1L Register97,	
Timer2	. 101
Associated Registers	
•	
Block Diagram	102
Postscaler. See Postscaler, Timer2.	
PR2 Register 101,	112
Prescaler. See Prescaler, Timer2.	
	400
SSP Clock Shift 101,	
T2CON Register	101
TMR2 Register	. 101
TMR2 to PR2 Match Interrupt 101, 102,	112
Timer3	
Associated Registers	. 105
Block Diagram	. 104
Block Diagram (16-bit R/W Mode)	
T3CON Register	103
Timing Diagrams	
Acknowledge Sequence Timing	142
Baud Rate Generator with Clock Arbitration	
BRG Reset Due to SDA Collision	146
Bus Collision	
START Condition Timing	145
Bus Collision During a Repeated START	
Condition (Case 1)	147
Bus Collision During a Repeated START	
Condition (Case2)	147
	147
Bus Collision During a START Condition	
(SCL = 0)	. 146
Bus Collision During a STOP Condition	. 148
Bus Collision for Transmit and Acknowledge	
I <sup>2</sup> C Bus Data	
I <sup>2</sup> C Master Mode First START Bit Timing	
I <sup>2</sup> C Master Mode Reception Timing	. 141
I <sup>2</sup> C Master Mode Transmission Timing	
Master Mode Transmit Clock Arbitration	
Repeat START Condition	138
Slave Synchronization	. 125
SPI Mode Timing (Master Mode) SPI Mode	_•
	404
Master Mode Timing Diagram	
SPI Mode Timing (Slave Mode with CKE = 0)	
SPI Mode Timing (Slave Mode with CKE = 1)	126

STOP Condition Receive or Transmit143
Time-out Sequence on Power-up
USART Asynchronous Master Transmission 156
USART Asynchronous Reception
USART Synchronous Reception161
USART Synchronous Transmission
Wake-up from SLEEP via Interrupt 186
Timing Diagrams and Specifications
A/D Conversion262
Brown-out Reset (BOR)248
Capture/Compare/PWM (CCP)
CLKOUT and I/O247
External Clock246
I <sup>2</sup> C Bus Data257
I <sup>2</sup> C Bus START/STOP Bits256
Oscillator Start-up Timer (OST)248
Parallel Slave Port (PSP)251
Power-up Timer (PWRT)248
RESET248
Timer0 and Timer1249
USART Synchronous Receive
(Master/Slave)260
USART SynchronousTransmission
(Master/Slave)260
Watchdog Timer (WDT)248
TRISE Register
PSPMODE Bit
TSTFSZ
Two-Word Instructions
Example Cases41
TXSTA Register
BRGH Bit151

### U

Universal Synchronous Asynchronou	s Receiver
Transmitter. See USART.	
USART	
Asynchronous Mode	
Associated Registers, Rece	eive158
Associated Registers, Tran	smit156
Master Transmission	
Receive Block Diagram	
Receiver	
Reception	
Transmit Block Diagram	
Transmitter	

Baud Rate Generator (BRG)	. 151
Associated Registers	. 151
Baud Rate Error, Calculating	
Baud Rate Formula	
Baud Rates, Asynchronous Mode	
(BRGH = 0)	. 153
Baud Rates, Asynchronous Mode	
(BRGH = 1)	. 154
Baud Rates, Synchronous Mode	
High Baud Rate Select (BRGH Bit)	
Sampling	
RCSTA Register	
Serial Port Enable (SPEN Bit)	
Synchronous Master Mode	. 159
Associated Registers, Reception	. 161
Associated Registers, Transmit	. 159
Reception	. 161
Timing Diagram, Synchronous Receive	260
Timing Diagram, Synchronous	
Transmission	260
Transmission	. 160
Associated Registers	. 159
Synchronous Slave Mode	. 162
Associated Registers, Receive	. 163
Associated Registers, Transmit	. 162
Reception	. 163
Transmission	. 162
TXSTA Register	. 149

#### W

Wake-up from SLEEP	179, 185
Timing Diagram	186
Using Interrupts	185
Watchdog Timer (WDT)	179, 183
Associated Registers	184
Block Diagram	184
Postscaler	184
Programming Considerations	183
RC Oscillator	183
Time-out Period	183
Timing Diagram	248
Waveform for General Call Address Sequence	133
WCOL	139, 142
WCOL Status Flag	137
WDT	183
WWW, On-Line Support	5

### Х

XORLW	 227
XORWF	 228

NOTES:

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent				
From	: Name					
	Company					
	Address					
	City / State / ZIP / Country					
	Telephone: ()	FAX: ()				
Application (optional):						
Would you like a reply?YN						
Devi	ce:	Literature Number: DS39026D				
Ques	stions:					
1. V	1. What are the best features of this document?					
_						
- 2. H	2. How does this document meet your hardware and software development needs?					
3. E	B. Do you find the organization of this document easy to follow? If not, why?					
_						
- -						
4. V	4. What additions to the document do you think would enhance the structure and subject?					
_						
5. V	. What deletions from the document could be made without affecting the overall usefulness?					
_						
_						
6. l	5. Is there any incorrect or misleading information (what and where)?					
-						
- 7. ŀ	low would you improve this document?					
-						

DS39026D-page 300

#### PIC18CXX2 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	− X /XX XXX         Temperature Package Pattern Range	<ul> <li>Examples:</li> <li>a) PIC18LC452 - I/P 301 = Industrial temp., PDIP package, 4 MHz, Extended VDD limits, QTP pattern #301.</li> <li>b) PIC18LC242 - I/SO = Industrial temp.,</li> </ul>
Device	PIC18CXX2 <sup>(1)</sup> , PIC18CXX2T <sup>(2)</sup> ; VDD range 4.2V to 5.5V PIC18LCXX2 <sup>(1)</sup> , PIC18LCXX2T <sup>(2)</sup> ; VDD range 2.5V to 5.5V	<ul> <li>b) FIGIOLO242 - I/SO = Industrial temp., SOIC package, Extended VDD limits.</li> <li>c) PIC18C442 - E/P = Extended temp., PDIP package, 40MHz, normal VDD limits.</li> </ul>
Temperature Range	$I = -40^{\circ}C \text{ to } +85^{\circ}C  (Industrial)$ $E = -40^{\circ}C \text{ to } +125^{\circ}C  (Extended)$	
Package	JW = Windowed CERDIP <sup>(3)</sup> PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny plastic dip P = PDIP L = PLCC	<ul> <li>Note 1: C = Standard Voltage range LC = Wide Voltage Range</li> <li>2: T = in tape and reel - SOIC, PLCC, and TQFP packages only.</li> <li>3: JW Devices are UV erasable and can be programmed to any device configu-</li> </ul>
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	ration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

#### Sales and Support

#### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Worldwide Site (www.microchip.com)

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1999-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Rinted on recycled paper.

ISBN: 9781620769676

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.