

## FEATURES

- Programmable output peak-to-peak excitation voltage to a maximum frequency of 100 kHz**
- Programmable frequency sweep capability with serial I<sup>2</sup>C interface**
- Frequency resolution of 27 bits (<0.1 Hz)**
- Impedance measurement range from 1 kΩ to 10 MΩ**
- Capable of measuring 100 Ω to 1 kΩ with additional circuitry**
- Phase measurement capability**
- System accuracy of 0.5%**
- 2.7 V to 5.5 V power supply operation**
- Temperature range: –40°C to +125°C**
- 16-lead SSOP package**

## APPLICATIONS

- Electrochemical analysis**
- Bioelectrical impedance analysis**
- Impedance spectroscopy**
- Complex impedance measurement**
- Corrosion monitoring and protection equipment**
- Biomedical and automotive sensors**
- Proximity sensing**
- Nondestructive testing**
- Material property analysis**
- Fuel/battery cell condition monitoring**

## GENERAL DESCRIPTION

The AD5934 is a high precision impedance converter system solution that combines an on-board frequency generator with a 12-bit, 250 kSPS, analog-to-digital converter (ADC). The frequency generator allows an external complex impedance to be excited with a known frequency. The response signal from the impedance is sampled by the on-board ADC and a discrete Fourier transform (DFT) is processed by an on-board DSP engine. The DFT algorithm returns a real (R) and imaginary (I) data-word at each output frequency.

Once calibrated, the magnitude of the impedance and relative phase of the impedance at each frequency point along the sweep is easily calculated using the following two equations:

$$\text{Magnitude} = \sqrt{R^2 + I^2}$$

$$\text{Phase} = \tan^{-1}(I/R)$$

A similar device, available from Analog Devices, Inc., is the AD5933, which is a 2.7 V to 5.5 V, 1 MSPS, 12-bit impedance converter, with an internal temperature sensor, available in a 16-lead SSOP.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. E

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2005–2017 Analog Devices, Inc. All rights reserved.  
[Technical Support](#) [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

|  |    |  |    |
|--|----|--|----|
| Features .....   | 1  | Performing a Frequency Sweep .....   | 19 |
| Applications .....   | 1  | Register Map .....   | 20 |
| General Description .....                                      | 1  | Control Register (Register Address 0x80, Register Address 0x81) .....  | 20 |
| Functional Block Diagram .....                                 | 1  | Start Frequency Register (Register Address 0x82, Register Address 0x83, Register Address 0x84) .....   | 21 |
| Revision History .....   | 3  | Frequency Increment Register (Register Address 0x85, Register Address 0x86, Register Address 0x87) .....                                     | 21 |
| Specifications .....   | 4  | Number of Increments Register (Register Address 0x88, Register Address 0x89) .....   | 22 |
| I <sup>2</sup> C Serial Interface Timing Characteristics ..... | 6  | Number of Settling Time Cycles Register (Register Address 0x8A, Register Address 0x8B) .....   | 22 |
| Absolute Maximum Ratings .....                                 | 7  | Status Register (Register Address 0x8F) .....  | 22 |
| ESD Caution .....  | 7  | Real and Imaginary Data Registers (16 Bits—Register Address 0x94, Register Address 0x95, Register Address 0x96, Register Address 0x97) ..... | 23 |
| Pin Configuration and Function Descriptions .....              | 8  | Serial Bus Interface .....   | 24 |
| Typical Performance Characteristics .....                      | 9  | General I <sup>2</sup> C Timing .....  | 24 |
| Terminology .....  | 11 | Writing/Reading to the AD5934 .....  | 25 |
| System Description .....                                       | 12 | Block Write .....  | 25 |
| Transmit Stage .....   | 13 | Read Operations .....  | 26 |
| Frequency Sweep Command Sequence .....                         | 14 | Typical Applications .....   | 27 |
| Receive Stage .....  | 14 | Measuring Small Impedances .....   | 27 |
| DFT Operation .....  | 14 | Biomedical: Noninvasive Blood impedance Measurement ..   | 28 |
| Impedance Calculation .....                                    | 15 | Sensor/Complex Impedance Measurement .....   | 29 |
| Magnitude Calculation .....                                    | 15 | Electro-Impedance Spectroscopy .....   | 29 |
| Gain Factor Calculation .....                                  | 15 | Layout and Configuration .....   | 30 |
| Impedance Calculation Using Gain Factor .....                  | 15 | Power Supply Bypassing and Grounding .....   | 30 |
| Gain Factor Variation with Frequency .....                     | 15 | Outline Dimensions .....   | 31 |
| 2-Point Calibration .....                                      | 16 | Ordering Guide .....   | 31 |
| 2-Point Gain Factor Calculation .....                          | 16 |  |    |
| Gain Factor Setup Configuration .....                          | 16 |  |    |
| Gain Factor Recalculation .....                                | 16 |  |    |
| Gain Factor Temperature Variation .....                        | 17 |  |    |
| Impedance Error .....  | 17 |  |    |
| Measuring the Phase Across an Impedance .....                  | 17 |  |    |

**REVISION HISTORY****9/2017—Rev. D to Rev. E**

Changes to Control Register Section .....20

**5/2017—Rev. C to Rev. D**

Changes to Bit D3 Description, Table 9 .....20

**7/2012—Rev. B to Rev. C**Changes to Pin 10, Description Column, Table 4 and Pin 11,  
Description Column, Table 4 .....8

Changes to Table 6 .....18

Deleted Choosing a Reference for the AD5934 and Table 17;  
Renumbered Sequentially .....30**2/2012—Rev. A to Rev. B**

Deleted Evaluation Board ..... Universal

Changes to Impedance Error Section .....17

**5/2008—Rev. 0 to Rev. A**

Changes to Layout ..... Universal

Changes to Features Section, General Description Section, and  
Figure 1 .....1

Deleted Table 1; Renumbered Sequentially .....1

Changes to Table 1 .....4

Changes to Table 2 .....6

Changes to Figure 3 and Table 4 .....8

Changes to System Description Section and Figure 14 .....12

Changes to Figure 16 .....13

Changes to Frequency Sweep Command Sequence Section and  
Receive Stage Section .....14Changes to Gain Factor Calculation Section and Impedance  
Calculation Using Gain Factor Section .....15

Changes to Figure 20 .....16

Changes to Impedance Error Section .....17

Added Measuring the Phase Across an Impedance Section .....19

Added Figure 28 and Figure 29; Renumbered Sequentially .....20

Added Table 6; Renumbered Sequentially .....20

Deleted Table 8 .....19

Deleted Table 10 and Table 11 .....20

Changes to Table 9 .....22

Deleted Table 14, Table 16, and Table 17 .....22

Changes to Status Register (Register Address 0x8F) Section .....24

Added Measuring Small Impedances Section, Figure 37, and  
Table 16 .....29

Changes to Table 17 .....32

Added Evaluation Board Section .....34

Added Figure 40 .....35

Added Figure 41 .....36

Added Figure 42 .....37

Added Figure 43 .....38

Added Table 18 .....39

Changes to Ordering Guide .....40

**6/2005—Revision 0: Initial Version**

## SPECIFICATIONS

VDD = 3.3 V, MCLK = 16.776 MHz, 2 V p-p output excitation voltage @ 30 kHz, 200 k $\Omega$  connected between Pin 5 and Pin 6; feedback resistor = 200 k $\Omega$  connected between Pin 4 and Pin 5; PGA gain =  $\times 1$ , unless otherwise noted.

Table 1.

| Parameter                                 | Y Version <sup>1</sup> |       |        | Unit   | Test Conditions/Comments   |
|---|------------------------|-------|--------|--------|--|
|   | Min                    | Typ   | Max    |        |  |
| SYSTEM                                    |                        |       |        |        |  |
| Impedance Range                           | 1 k                    |       | 10 M   | Ω      | 100 Ω to 1 kΩ requires extra buffer circuitry, see Measuring Small Impedances section  |
| Total System Accuracy                     |                        | 0.5   |        | %      | 2 V p-p output excitation voltage at 30 kHz, 200 kΩ connected between Pin 5 and Pin 6  |
| System Impedance Error Drift              |                        | 30    |        | ppm/°C |  |
| TRANSMIT STAGE                            |                        |       |        |        |  |
| Output Frequency Range <sup>2</sup>       | 1                      |       | 100    | kHz    | <0.1 Hz resolution achievable using direct digital synthesis (DDS) techniques<br>Maximum system clock frequency  |
| Output Frequency Resolution               |                        | 0.1   |        | Hz     |  |
| MCLK Frequency                            |                        |       | 16.776 | MHz    |  |
| TRANSMIT OUTPUT VOLTAGE                   |                        |       |        |        |  |
| Range 1                                   |                        |       |        |        |  |
| AC Output Excitation Voltage <sup>3</sup> |                        | 1.98  |        | V p-p  | Refer to Figure 4 for output voltage distribution<br>DC bias of the ac excitation signal; see Figure 5<br>T <sub>A</sub> = 25°C<br>T <sub>A</sub> = 25°C |
| DC Bias <sup>4</sup>                      |                        | 1.48  |        | V      |  |
| DC Output Impedance                       |                        | 200   |        | Ω      |  |
| Short-Circuit Current to Ground at VOUT   |                        | ±5.8  |        | mA     |  |
| Range 2                                   |                        |       |        |        |  |
| AC Output Excitation Voltage <sup>3</sup> |                        | 0.97  |        | V p-p  | See Figure 6<br>DC bias of output excitation signal; see Figure 7  |
| DC Bias <sup>4</sup>                      |                        | 0.76  |        | V      |  |
| DC Output Impedance                       |                        | 2.4   |        | kΩ     |  |
| Short-Circuit Current to Ground at VOUT   |                        | ±0.25 |        | mA     |  |
| Range 3                                   |                        |       |        |        |  |
| AC Output Excitation Voltage <sup>3</sup> |                        | 0.383 |        | V p-p  | See Figure 8<br>DC bias of output excitation signal; see Figure 9  |
| DC Bias <sup>4</sup>                      |                        | 0.31  |        | V      |  |
| DC Output Impedance                       |                        | 1     |        | kΩ     |  |
| Short-Circuit Current to Ground at VOUT   |                        | ±0.20 |        | mA     |  |
| Range 4                                   |                        |       |        |        |  |
| AC Output Excitation Voltage <sup>3</sup> |                        | 0.198 |        | V p-p  | See Figure 10<br>DC bias of output excitation signal; see Figure 11  |
| DC Bias <sup>4</sup>                      |                        | 0.173 |        | V      |  |
| DC Output Impedance                       |                        | 600   |        | Ω      |  |
| Short-Circuit Current to Ground at VOUT   |                        | ±0.15 |        | mA     |  |
| SYSTEM AC CHARACTERISTICS                 |                        |       |        |        |  |
| Signal-to-Noise Ratio                     |                        | 60    |        | dB     |  |
| Total Harmonic Distortion                 |                        | −52   |        | dB     |  |
| Spurious-Free Dynamic Range               |                        |       |        |        |  |
| Wide Band (0 MHz to 1 MHz)                |                        | −56   |        | dB     |  |
| Narrow Band (±5 kHz)                      |                        | −85   |        | dB     |  |

| Parameter                                | Y Version <sup>1</sup> |      |           | Unit | Test Conditions/Comments   |
|--|------------------------|------|-----------|------|--|
|  | Min                    | Typ  | Max       |      |  |
| RECEIVE STAGE                            |                        |      |           |      |  |
| Input Leakage Current                    |                        | 1    |           | nA   | To VIN pin   |
| Input Capacitance <sup>5</sup>           |                        | 0.01 |           | pF   | Pin capacitance between VOUT and GND   |
| Feedback Capacitance, C <sub>FB</sub>    |                        | 3    |           | pF   | Feedback capacitance around current-to-voltage amplifier; appears in parallel with feedback resistor |
| ANALOG-TO-DIGITAL CONVERTER <sup>5</sup> |                        |      |           |      |  |
| Resolution                               |                        | 12   |           | Bits |  |
| Sampling Rate                            |                        | 250  |           | kSPS | ADC throughput rate  |
| LOGIC INPUTS                             |                        |      |           |      |  |
| Input High Voltage, V <sub>IH</sub>      | 0.7 × VDD              |      |           |      |  |
| Input Low Voltage, V <sub>IL</sub>       |                        |      | 0.3 × VDD |      |  |
| Input Current <sup>6</sup>               |                        |      | 1         | μA   | T <sub>A</sub> = 25°   |
| Input Capacitance                        |                        |      | 7         | pF   | T <sub>A</sub> = 25°C  |
| POWER REQUIREMENTS                       |                        |      |           |      |  |
| VDD                                      | 2.7                    |      | 5.5       | V    |  |
| I <sub>DD</sub> , Normal Mode            |                        | 10   | 15        | mA   | VDD = 3.3 V  |
|  |                        | 17   | 25        | mA   | VDD = 5.5 V  |
| I <sub>DD</sub> , Standby Mode           |                        | 7    |           | mA   | VDD = 3.3 V; see the Control Register section  |
|  |                        | 9    |           | mA   | VDD = 5.5 V  |
| I <sub>DD</sub> , Power-Down Mode        |                        | 0.7  | 5         | μA   | VDD = 3.3 V  |
|  |                        | 1    | 8         | μA   | VDD = 5.5 V  |

<sup>1</sup> Temperature range for Y version = −40°C to +125°C, typical at +25°C.

<sup>2</sup> The lower limit of the output excitation frequency can be lowered by scaling the clock supplied to the AD5934.

<sup>3</sup> The peak-to-peak value of the ac output excitation voltage scales with supply voltage according to the following formula. VDD is the supply voltage.

$$\text{Output Excitation Voltage (V p-p)} = [2/3.3] \times VDD$$

<sup>4</sup> The dc bias value of the output excitation voltage scales with supply voltage according to the following formula. VDD is the supply voltage.

$$\text{Output Excitation Voltage (V p-p)} = [2/3.3] \times VDD$$

<sup>5</sup> Guaranteed by design or characterization, not production tested. Input capacitance at the VOUT pin is equal to pin capacitance divided by open-loop gain of current-to-voltage amplifier.

<sup>6</sup> The accumulation of the currents into Pin 8, Pin 15, and Pin 16.

**I<sup>2</sup>C SERIAL INTERFACE TIMING CHARACTERISTICS**

VDD = 2.7 V to 5.5 V; all specifications T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted (see Figure 2).


**Table 2.**

| Parameter <sup>1</sup>      | Limit at T <sub>MIN</sub> , T <sub>MAX</sub> | Unit    | Description  |
|-----------------------------|--|---------|--|
| f <sub>SCL</sub>            | 400  | kHz max | SCL clock frequency  |
| t <sub>1</sub>              | 2.5  | μs min  | SCL cycle time   |
| t <sub>2</sub>              | 0.6  | μs min  | t <sub>HIGH</sub> , SCL high time  |
| t <sub>3</sub>              | 1.3  | μs min  | t <sub>LOW</sub> , SCL low time  |
| t <sub>4</sub>              | 0.6  | μs min  | t <sub>HD, STA</sub> , start/repeated start condition hold time            |
| t <sub>5</sub>              | 100  | ns min  | t <sub>SU, DAT</sub> , data setup time                                     |
| t <sub>6</sub> <sup>2</sup> | 0.9  | μs max  | t <sub>HD, DAT</sub> , data hold time                                      |
|                             | 0  | μs min  | t <sub>HD, DAT</sub> , data hold time                                      |
| t <sub>7</sub>              | 0.6  | μs min  | t <sub>SU, STA</sub> , setup time for repeated start                       |
| t <sub>8</sub>              | 0.6  | μs min  | t <sub>SU, STO</sub> , stop condition setup time                           |
| t <sub>9</sub>              | 1.3  | μs min  | t <sub>BUF</sub> , bus free time between a stop and a start condition      |
| t <sub>10</sub>             | 300  | ns max  | t <sub>R</sub> , rise time of SDA when transmitting                        |
|                             | 0  | ns min  | t <sub>R</sub> , rise time of SCL and SDA when receiving (CMOS compatible) |
| t <sub>11</sub>             | 300  | ns max  | t <sub>F</sub> , fall time of SCL and SDA when transmitting                |
|                             | 0  | ns min  | t <sub>F</sub> , fall time of SDA when receiving (CMOS compatible)         |
|                             | 250  | ns max  | t <sub>F</sub> , fall time of SDA when receiving                           |
|                             | 20 + 0.1 C <sub>b</sub> <sup>3</sup>         | ns min  | t <sub>F</sub> , fall time of SCL and SDA when transmitting                |
| C <sub>b</sub>              | 400  | pF max  | Capacitive load for each bus line  |

<sup>1</sup> Guaranteed by design and characterization, not production tested.

<sup>2</sup> A master device must provide a hold time of at least 300 ns for the SDA signal (referred to V<sub>HH, MIN</sub> of the SCL signal) to bridge the undefined falling edge of SCL.

<sup>3</sup> C<sub>b</sub> is the total capacitance of one bus line in pF. Note that t<sub>R</sub> and t<sub>F</sub> are measured between 0.3 VDD and 0.7 VDD.

Figure 2. I<sup>2</sup>C Interface Timing Diagram

05325-002

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 3.

| Parameter                           | Rating                                    |
|-------------------------------------|---|
| DVDD to GND                         | $-0.3\text{ V to }+7.0\text{ V}$          |
| AVDD1 to GND                        | $-0.3\text{ V to }+7.0\text{ V}$          |
| AVDD2 to GND                        | $-0.3\text{ V to }+7.0\text{ V}$          |
| SDA/SCL to GND                      | $-0.3\text{ V to VDD} + 0.3\text{ V}$     |
| VOUT to GND                         | $-0.3\text{ V to VDD} + 0.3\text{ V}$     |
| VIN to GND                          | $-0.3\text{ V to VDD} + 0.3\text{ V}$     |
| MCLK to GND                         | $-0.3\text{ V to VDD} + 0.3\text{ V}$     |
| Operating Temperatures              |   |
| Extended Industrial Range (Y Grade) | $-40^\circ\text{C to }+125^\circ\text{C}$ |
| Storage Temperature Range           | $-65^\circ\text{C to }+160^\circ\text{C}$ |
| Maximum Junction Temperature        | $150^\circ\text{C}$                       |
| SSOP Package, Thermal Impedance     |   |
| $\theta_{JA}$                       | $139^\circ\text{C/W}$                     |
| $\theta_{JC}$                       | $136^\circ\text{C/W}$                     |
| Reflow Soldering (Pb-Free)          |   |
| Peak Temperature                    | $260^\circ\text{C}$                       |
| Time at Peak Temperature            | 10 sec to 40 sec                          |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- NOTES:
1. IT IS RECOMMENDED TO TIE ALL SUPPLY CONNECTIONS (PIN 9, PIN 10, AND PIN 11) AND RUN FROM A SINGLE SUPPLY BETWEEN 2.7V AND 5.5V.
  2. IT IS ALSO RECOMMENDED TO CONNECT ALL GROUND SIGNALS TOGETHER (PIN 12, PIN 13, AND PIN 14).







Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No.   | Mnemonic | Description  |
|-----------|----------|--|
| 1 to 3, 7 | NC       | No Connect. Do not connect to this pin.  |
| 4         | RFB      | External Feedback Resistor. Connect from Pin 4 to Pin 5. This pin sets the gain of the current-to-voltage amplifier on the receive side. |
| 5         | VIN      | Input to Receive Transimpedance Amplifier. VIN presents a virtual earth voltage of VDD/2.  |
| 6         | VOUT     | Excitation Voltage Signal Output.  |
| 8         | MCLK     | The master clock for the system is supplied by the user.   |
| 9         | DVDD     | Digital Supply Voltage.  |
| 10        | AVDD1    | Analog Supply Voltage 1. Used for powering the analog core.  |
| 11        | AVDD2    | Analog Supply Voltage 2. Used for internal references.   |
| 12        | DGND     | Digital Ground.  |
| 13        | AGND1    | Analog Ground 1.   |
| 14        | AGND2    | Analog Ground 2.   |
| 15        | SDA      | I <sup>2</sup> C® Data Input.  |
| 16        | SCL      | I <sup>2</sup> C Clock Input.  |



## TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. Range 1 Output Excitation Voltage Distribution,  $V_{DD} = 3.3\text{ V}$ Figure 7. Range 2 DC Bias Distribution,  $V_{DD} = 3.3\text{ V}$ Figure 5. Range 1 DC Bias Distribution,  $V_{DD} = 3.3\text{ V}$ Figure 8. Range 3 Output Excitation Voltage Distribution,  $V_{DD} = 3.3\text{ V}$ Figure 6. Range 2 Output Excitation Voltage Distribution,  $V_{DD} = 3.3\text{ V}$ Figure 9. Range 3 DC Bias Distribution,  $V_{DD} = 3.3\text{ V}$




Figure 10. Range 4 Output Excitation Voltage Distribution, VDD = 3.3 V




Figure 11. Range 4 DC Bias Distribution, VDD = 3.3 V




Figure 12. Typical Supply Current (IDD) vs. MCLK Frequency




Figure 13. Typical Phase Error

## TERMINOLOGY

### Total System Accuracy

The AD5934 can accurately measure a range of impedance values to less than 0.5% of the correct impedance value for supply voltages between 2.7 V to 5.5 V.

### Spurious-Free Dynamic Range (SFDR)

Along with the frequency of interest, harmonics of the fundamental frequency and images of these frequencies are present at the output of a DDS device. The spurious-free dynamic range refers to the largest spur or harmonic present in the band of interest. The wideband SFDR gives the magnitude of the largest harmonic or spur relative to the magnitude of the fundamental frequency in the 0 Hz to Nyquist bandwidth. The narrow-band SFDR gives the attenuation of the largest spur or harmonic in a bandwidth of  $\pm 200$  kHz, about the fundamental frequency.

### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the measured output signal to the rms sum of all other spectral components below the Nyquist frequency. The value for SNR is expressed in decibels.

### Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the fundamental, where  $V_1$  is the rms amplitude of the fundamental, and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$ , and  $V_6$  are the rms amplitudes of the second through the sixth harmonics. THD is defined as

$$THD(\text{dB}) = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

## SYSTEM DESCRIPTION




Figure 14. Block Overview

The AD5934 is a high precision, impedance converter system solution that combines an on-board frequency generator with a 12-bit, 250 kSPS ADC. The frequency generator allows an external complex impedance to be excited with a known frequency. The response signal from the impedance is sampled by the on-board ADC and DFT processed by an on-board DSP engine. The DFT algorithm returns both a real (R) and imaginary (I) data-word at each frequency point along the sweep. The impedance magnitude and phase is easily calculated using the following equations:

$$Magnitude = \sqrt{R^2 + I^2}$$

$$Phase = \tan^{-1}(I/R)$$

To characterize an impedance profile  $Z(\omega)$ , generally a frequency sweep is required such as that shown in Figure 15.




Figure 15. Impedance vs. Frequency Profile

The [AD5934](#) permits the user to perform a frequency sweep with a user-defined start frequency, frequency resolution, and number of points in the sweep. In addition, the device allows the user to program the peak-to-peak value of the output sinusoidal signal as an excitation to the external unknown impedance connected between the VOUT and VIN pins.

Table 5 gives the four possible output peak-to-peak voltages and the corresponding dc bias levels for each range for 3.3 V. These values are ratiometric with VDD. So for a 5 V supply:

$$\text{Output Excitation Voltage for Range 1} = 1.98 \times \frac{5.0}{3.3} = 3 \text{ V p-p}$$

$$\text{Output DC Bias Voltage for Range 1} = 1.48 \times \frac{5.0}{3.3} = 2.24 \text{ V p-p}$$

**Table 5. Voltage Levels Respective Bias Levels for 3.3 V**

| Range No. | Output Excitation Voltage Amplitude | Output DC Bias Level |
|-----------|-------------------------------------|----------------------|
| 1         | 1.98 V p-p                          | 1.48 V               |
| 2         | 0.99 V p-p                          | 0.74 V               |
| 3         | 383 mV p-p                          | 0.31 V               |
| 4         | 198 mV p-p                          | 0.179 V              |

The excitation signal for the transmit stage is provided on-chip using DDS techniques that permit subhertz resolution. The receive stage receives the input signal current from the unknown impedance, performs signal processing, and digitizes the result. The clock for the DDS is generated from an external reference clock that is provided by the user at MCLK.

## TRANSMIT STAGE

As shown in Figure 16, the transmit stage of the AD5934 is made up of a 27-bit phase accumulator DDS core that provides the output excitation signal at a particular frequency. The input to the phase accumulator is taken from the contents of the start frequency register (see Register Address 0x82, Register Address 0x83, and Register Address 0x84). Although the phase accumulator offers 27 bits of resolution, the start frequency register has the three most significant bits (MSBs) set to 0 internally; therefore, the user has the ability to program only the lower 24 bits of the start frequency register.




Figure 16. Transmit Stage

The AD5934 offers a frequency resolution programmable by the user down to 0.1 Hz. The frequency resolution is programmed via a 24-bit word loaded serially over the I<sup>2</sup>C interface to the frequency increment register.

The frequency sweep is fully described by the programming of three parameters: the start frequency, the frequency increment, and the number of increments.

### Start Frequency

This is a 24-bit word that is programmed to the on-board RAM at Register Address 0x82, Register Address 0x83, and Register Address 0x84 (see the Register Map section). The required code loaded to the start frequency register is the result of the formula shown in Equation 1, based on the master clock frequency and the required start frequency output from the DDS.

Start Frequency Code =

$$\left( \frac{\text{Required Output Start Frequency}}{\frac{MCLK}{16}} \right) \times 2^{27} \quad (1)$$

For example, if the user requires the sweep to begin at 30 kHz and has a 16 MHz clock signal connected to MCLK, the code that needs to be programmed is given by

$$\text{Start Frequency Code} = \left( \frac{30 \text{ kHz}}{\left( \frac{16 \text{ MHz}}{16} \right)} \right) \times 2^{27} = 0x3D70A3$$

The user programs the value of 0x3D to Register Address 0x82, the value 0x70 to Register Address 0x83, and the value 0xA3 to Register Address 0x84.

### Frequency Increment

This is a 24-bit word that is programmed to the on-board RAM at Register Address 0x85, Register Address 0x86, and Register Address 0x87 (see the Register Map section). The required code loaded to the frequency increment register is the result of the formula shown in Equation 2, based on the master clock frequency and the required increment frequency output from the DDS.

Frequency Increment Code =

$$\left( \frac{\text{Required Frequency Increment}}{\frac{MCLK}{16}} \right) \times 2^{27} \quad (2)$$

For example, if the user requires the sweep to have a resolution of 10 Hz and has a 16 MHz clock signal connected to MCLK, the code that needs to be programmed is given by

Frequency Increment Code =

$$\left( \frac{10 \text{ Hz}}{\left( \frac{16 \text{ MHz}}{16} \right)} \right) \equiv 0x00053E$$

The user programs the value 0x00 to Register Address 0x85, the value 0x05 to Register Address 0x86, and the value 0x3E to Register Address 0x87.

### Number of Increments

This is a 9-bit word that represents the number of frequency points in the sweep. The number is programmed to the on-board RAM at Register Address 0x88 and Register Address 0x89 (see the Register Map section). The maximum number of points that can be programmed is 511.

For example, if the sweep needs 150 points, the user programs the value 0x00 to Register Address 0x88 and the value 0x96 to Register Address 0x89.

Once the three parameter values are programmed, the sweep is initiated by issuing a start frequency sweep command to the control register at Register Address 0x80 and Register Address 0x81 (see the Register Map section). Bit D2 in the status register (Register Address 0x8F) indicates the completion of the frequency measurement for each sweep point. Incrementing to the next frequency sweep point is under the control of the user. The measured result is stored in the two register groups that follow: 0x94, 0x95 (real data) and 0x96, 0x97 (imaginary data) that should be read before issuing an increment frequency command to the control register to move to the next sweep point. There is the facility to repeat the current frequency point measurement by issuing a repeat frequency command to the control register. This has the benefit of allowing the user to average successive readings. When the frequency sweep has completed all frequency points, Bit D3 in the status register is set, indicating the completion of the sweep. Once this bit is set, further increments are disabled.

## FREQUENCY SWEEP COMMAND SEQUENCE

The following sequence must be followed to implement a frequency sweep:

1. Enter standby mode. Prior to issuing a start frequency sweep command, the device must be placed in standby mode by issuing an enter standby mode command to the control register (Register Address 0x80 and Register Address 0x81). In this mode, the VOUT and VIN pins are connected internally to ground so there is no dc bias across the external impedance or between the impedance and ground.
2. Enter initialize mode. In general, high Q complex circuits require a long time to reach steady state. To facilitate the measurement of such impedances, this mode allows the user full control of the settling time requirement before entering start frequency sweep mode where the impedance measurement takes place.

An initialize with start frequency command to the control register enters initialize mode. In this mode, the impedance is excited with the programmed start frequency but no measurement takes place. The user times out the required settling time before issuing a start frequency sweep command to the control register to enter the start frequency sweep mode.

3. Enter start frequency sweep mode. The user enters this mode by issuing a start frequency sweep command to the control register. In this mode, the ADC starts measuring after the programmed number of settling time cycles elapses. The user can program an integer number of output frequency cycles (settling time cycles) to Register Address 0x8A and Register Address 0x8B before beginning the measurement at each frequency point (see Figure 24).

The DDS output signal is passed through a programmable gain stage to generate the four ranges of peak-to-peak output excitation signals listed in Table 5. The peak-to-peak output excitation voltage is selected by setting Bit D10 and Bit D9 in the control register (see the Control Register section) and is made available at the VOUT pin.

## RECEIVE STAGE

The receive stage comprises a current-to-voltage amplifier, followed by a programmable gain amplifier (PGA), antialiasing filter, and ADC. The receive stage schematic is shown in Figure 17. The unknown impedance is connected between the VOUT and VIN pins. The first stage current-to-voltage amplifier configuration means that a voltage present at the VIN pin is a virtual ground with a dc value set at VDD/2. The signal current that is developed across the unknown impedance flows into the VIN pin and develops a voltage signal at the output of the current-to-voltage converter. The gain of the current-to voltage amplifier is determined by a user-selectable feedback resistor connected between Pin 4 (RFB) and Pin 5 (VIN). It is important for the user to choose a feedback resistance value which, in conjunction with the selected gain of the PGA stage, maintains the signal within the linear range of the ADC (0 V to VDD).




Figure 17. Receive Stage

The PGA allows the user to gain the output of the current-to-voltage amplifier by a factor of 5 or 1 depending upon the status of Bit D8 in the control register (see the Register Map section Register Address 0x80). The signal is then low-pass filtered and presented to the input of the 12-bit, 250 kSPS ADC.

The digital data from the ADC is passed directly to the DSP core of the AD5934 that performs a DFT on the sampled data.

## DFT OPERATION

A DFT is calculated for each frequency point in the sweep. The AD5934 DFT algorithm is represented by

$$X(f) = \sum_{n=0}^{1023} (x(n)(\cos(n) - j \sin(n)))$$

where:

$X(f)$  is the power in the signal at the Frequency Point  $f$ .

$x(n)$  is the ADC output.

$\cos(n)$  and  $\sin(n)$  are the sampled test vectors provided by the DDS core at the Frequency  $f$ .

The multiplication is accumulated over 1024 samples for each frequency point. The result is stored in two 16-bit registers representing the real and imaginary components of the result. The data is stored in twos complement format.

## IMPEDANCE CALCULATION

### MAGNITUDE CALCULATION

The first step in the impedance calculation for each frequency point is to calculate the magnitude of the DFT at that point.

The DFT magnitude is given by

$$\text{Magnitude} = \sqrt{R^2 + I^2}$$

where:

$R$  is the real number stored at Register Address 0x94 and Register Address 0x95.

$I$  is the imaginary number stored at Register Address 0x96 and Register Address 0x97.

For example, assume the results in the real data and imaginary data registers are as follows at a frequency point:

$$\text{Real Data Register} = 0x038B = 907 \text{ decimal}$$

$$\text{Imaginary Data Register} = 0x0204 = 516 \text{ decimal}$$

$$\text{Magnitude} = \sqrt{(907^2 + 516^2)} = 1043.506$$

To convert this number into impedance, it must be multiplied by a scaling factor called the gain factor. The gain factor is calculated during the calibration of the system with a known impedance connected between the VOUT and VIN pins.

Once the gain factor is calculated, it can be used in the calculation of any unknown impedance between the VOUT and VIN pins.

### GAIN FACTOR CALCULATION

An example of a gain factor calculation follows, with these assumptions:

Output excitation voltage = 2 V p-p

Calibration impedance value,  $Z_{\text{CALIBRATION}} = 200 \text{ k}\Omega$

PGA gain =  $\times 1$

Current-to-voltage amplifier gain resistor =  $200 \text{ k}\Omega$

Calibration frequency =  $30 \text{ kHz}$

The typical contents of the real data and imaginary data registers after a frequency point conversion would then be

$$\text{Real Data Register} = 0xF064 = -3996 \text{ decimal}$$

$$\text{Imaginary Data Register} = 0x227E = +8830 \text{ decimal}$$

$$\text{Magnitude} = \sqrt{(-3996)^2 + (8830)^2} = 9692.106$$

Gain Factor =

$$\left( \frac{\text{Admittance}}{\text{Code}} \right) = \left( \frac{1}{\text{Impedance}} \right) \frac{1}{\text{Magnitude}}$$

$$\text{Gain Factor} = \left( \frac{1}{\frac{200 \text{ k}\Omega}{9692.106}} \right) = 515.819 \times 10^{-12}$$

### IMPEDANCE CALCULATION USING GAIN FACTOR

The next example illustrates how the calculated gain factor derived previously is used to measure an unknown impedance. For this example, assume that the unknown impedance is  $510 \text{ k}\Omega$ .

After measuring the unknown impedance at a frequency of  $30 \text{ kHz}$ , assume that the real data and imaginary data registers contain the following data:

$$\text{Real Data Register} = 0xFA3F = -1473 \text{ decimal}$$

$$\text{Imaginary Data Register} = 0x0DB3 = +3507 \text{ decimal}$$

$$\text{Magnitude} = \sqrt{((-1473)^2 + (3507)^2)} = 3802.863$$

The measured impedance at the frequency point is then given by

$$\text{Impedance} = \frac{1}{\text{Gain Factor} \times \text{Magnitude}}$$

$$= \frac{1}{515.819273 \times 10^{-12} \times 3802.863} \Omega = 509.791 \text{ k}\Omega$$

### GAIN FACTOR VARIATION WITH FREQUENCY

Because the AD5934 has a finite frequency response, the gain factor also shows a variation with frequency. This variation in gain factor results in an error in the impedance calculation over a frequency range. Figure 18 shows an impedance profile based on a single-point gain factor calculation. To minimize this error, the frequency sweep should be limited to as small a frequency range as possible.




Figure 18. Impedance Profile Using a Single-Point Gain Factor Calculation

## 2-POINT CALIBRATION

Alternatively, it is possible to minimize this error by assuming that the frequency variation is linear and adjusting the gain factor with a 2-point calibration. Figure 19 shows an impedance profile based on a 2-point gain factor calculation.




Figure 19. Impedance Profile Using a 2-Point Gain Factor Calculation

## 2-POINT GAIN FACTOR CALCULATION

This is an example of a 2-point gain factor calculation assuming the following:

- Output excitation voltage = 2 V p-p
- Calibration impedance value,  $Z_{UNKNOWN} = 100.0 \text{ k}\Omega$
- PGA gain =  $\times 1$
- Supply voltage = 3.3 V
- Current-to-voltage amplifier gain resistor = 100 k $\Omega$
- Calibration frequencies = 55 kHz and 65 kHz

Typical values of the gain factor calculated at the two calibration frequencies read

- Gain factor calculated at 55 kHz is  $1.031224 \times 10^{-9}$ .
- Gain factor calculated at 65 kHz is  $1.035682 \times 10^{-9}$ .
- Difference in gain factor ( $\Delta GF$ ) is  $1.035682 \times 10^{-9} - 1.031224 \times 10^{-9} = 4.458000 \times 10^{-12}$ .
- Frequency span of sweep ( $\Delta F$ ) is 10 kHz.

Therefore, the gain factor required at 60 kHz is given by

$$\left( \frac{4.458000 \times 10^{-12}}{10 \text{ kHz}} \times 5 \text{ kHz} \right) + 1.031224 \times 10^{-9}$$

The required gain factor is  $1.033453 \times 10^{-9}$ .

The impedance is calculated as previously described in the Impedance Calculation section.

## GAIN FACTOR SETUP CONFIGURATION

When calculating the gain factor, it is important that the receive stage is operating in its linear region. This requires careful selection of the excitation signal range, current-to-voltage gain resistor and PGA gain. The gain through the system shown in Figure 20 is given by

$$\frac{\text{Output Excitation Voltage Range} \times \text{Gain Setting Resistor}}{Z_{UNKNOWN}} \times \text{PGA Gain}$$




Figure 20. System Voltage Gain

For this example, assume the following system settings:

- VDD = 3.3 V
- Gain setting resistor = 200 k $\Omega$
- $Z_{UNKNOWN} = 200 \text{ k}\Omega$
- PGA setting =  $\times 1$

The peak-to-peak voltage presented to the ADC input is 2 V p-p. However, had the user chosen a PGA gain of  $\times 5$ , the voltage would saturate the ADC.

## GAIN FACTOR RECALCULATION

The gain factor must be recalculated for a change in any of the following parameters:

- Current-to-voltage gain setting resistor
- Output excitation voltage
- PGA gain



## GAIN FACTOR TEMPERATURE VARIATION

The typical impedance error variation with temperature is in the order of 30 ppm/°C. Figure 21 shows an impedance profile with a variation in temperature for 100 kΩ impedance using a 2-point gain factor calibration.




Figure 21. Impedance Profile Variation with Temperature Using a 2-Point Gain Factor Calibration

## IMPEDANCE ERROR

Refer to Circuit Note [CN-0217](#) on the [AD5933](#) product page, which highlights a method to improve accuracy. The EVAL-AD5933EBZ board can be used to evaluate the [AD5934](#) performance.

## MEASURING THE PHASE ACROSS AN IMPEDANCE

The [AD5934](#) returns a complex output code made up of a separate real and imaginary components. The real component is stored at Register Address 0x94 and Register Address 0x95, and the imaginary component is stored at Register Address 0x96 and Register Address 0x97 after each sweep measurement. These correspond to the real and imaginary components of the DFT and not the resistive and reactive components of the impedance under test.

For example, it is a common misconception to assume that if a user was analyzing a series RC circuit that the real value stored in Register Address 0x94 and Register Address 0x95 and the imaginary value stored in Register Address 0x96 and Register Address 0x97 would correspond to the resistance and capacitive reactance, respectfully. However, this is incorrect because the magnitude of the impedance ( $|Z|$ ) can be calculated by calculating the magnitude of the real and imaginary components of the DFT given by the following formula:

$$\text{Magnitude} = \sqrt{R^2 + I^2}$$

After each measurement, multiply it by the calibration term and invert the product. Therefore, the magnitude of the impedance is given by the following formula:

$$\text{Impedance} = \frac{1}{\text{Gain Factor} \times \text{Magnitude}}$$

Where the gain factor is given by

$$\text{Gain Factor} = \left( \frac{\text{Admittance}}{\text{Code}} \right) = \frac{\left( \frac{1}{\text{Impedance}} \right)}{\text{Magnitude}}$$

The user must calibrate the [AD5934](#) system for a known impedance range to determine the gain factor before any valid measurement can take place. Therefore, the user must know the impedance limits of the complex impedance ( $Z_{\text{UNKNOWN}}$ ) for the sweep frequency range of interest. The gain factor is simply determined by placing a known impedance between the input/output of the [AD5934](#) and measuring the resulting magnitude of the code. The [AD5934](#) system gain settings need to be chosen to place the excitation signal in the linear region of the on-board ADC.

Because the [AD5934](#) returns a complex output code made up of real and imaginary components, the user is also able to calculate the phase of the response signal through the signal path of the [AD5934](#). The phase is given by the following formula:

$$\text{Phase (rads)} = \tan^{-1}(I/R) \quad (3)$$

The phase measured by Equation 3 accounts for the phase shift introduced to the DDS output signal as it passes through the internal amplifiers on the transmit and receive side of the [AD5934](#), along with the low-pass filter, and also the impedance connected between the VOUT and VIN pins of the [AD5934](#).

The parameters of interest for many users are the magnitude of the impedance ( $|Z_{\text{UNKNOWN}}|$ ) and the impedance phase ( $Z\theta$ ). The measurement of the impedance phase ( $Z\theta$ ) is a 2-step process.

The first step involves calculating the [AD5934](#) system phase. The [AD5934](#) system phase can be calculated by placing a resistor across the VOUT and VIN pins of the [AD5934](#) and calculating the phase (using Equation 3) after each measurement point in the sweep. By placing a resistor across the VOUT and VIN pins, there is no additional phase lead or lag introduced to the [AD5934](#) signal path, and the resulting phase is due entirely to the internal poles of the [AD5934](#), that is, the system phase.

Once the system phase is calibrated using a resistor, the second step involves calculating the phase of any unknown impedance can be calculated by inserting the unknown impedance between the VIN and VOUT terminals of the [AD5934](#) and recalculating the new phase (including the phase due to the impedance) using the same formula. The phase of the unknown impedance ( $Z\theta$ ) is given by

$$Z\theta = (\Phi_{\text{unknown}} - \nabla_{\text{system}})$$

where:

$\nabla_{\text{system}}$  is the phase of the system with a calibration resistor connected between VIN and VOUT.

$\Phi_{\text{unknown}}$  is the phase of the system with the unknown impedance connected between VIN and VOUT.

$Z\theta$  is the phase due to the impedance, that is, the impedance phase.

Note that it is possible to calculate the gain factor and to calibrate the system phase using the same real and imaginary component values when a resistor is connected between the VOUT and VIN pins of the AD5934, for example, measuring the impedance phase ( $Z\theta$ ) of a capacitor.

The excitation signal current leads the excitation signal voltage across a capacitor by  $-90$  degrees. Therefore, an approximate  $-90$  degrees phase difference between the system phase responses measured with a resistor and the system phase responses measured with a capacitive impedance exists.

As previously outlined, if the user wants to determine the phase angle of the capacitive impedance ( $Z\theta$ ), the user first must determine the system phase response ( $\nabla_{\text{system}}$ ) and subtract this from the phase calculated with the capacitor connected between VOUT and VIN ( $\Phi_{\text{unknown}}$ ).

Figure 22 shows the AD5934 system phase response calculated using a  $220\text{ k}\Omega$  calibration resistor ( $R_{\text{FB}} = 220\text{ k}\Omega$ ,  $\text{PGA} = \times 1$ ) and the repeated phase measurement with a  $10\text{ pF}$  capacitive impedance.

One important point to note about the phase formula used to plot Figure 22 is that it uses the arctangent function that returns a phase angle in radians and, therefore, it is necessary to convert from radians to degrees.




Figure 22. System Phase Response vs. Capacitive Phase

The phase difference (that is,  $Z\theta$ ) between the phase response of a capacitor and the system phase response using a resistor is the impedance phase of the capacitor ( $Z\theta$ ) and is shown in Figure 23.

In addition, when using the real and imaginary values to interpret the phase at each measurement point, care should be taken when using the arctangent formula. The arctangent function only returns the correct standard phase angle when the sign of the real and imaginary values are positive, that is, when the coordinates lie in the first quadrant. The standard angle is taken counterclockwise from the positive real x-axis. If the sign of the real component is positive and the sign of the imaginary component is negative, that is, the data lies in the second

quadrant, the arctangent formula returns a negative angle, and it is necessary to add an additional  $180^\circ$  to calculate the correct standard angle. Likewise, when the real and imaginary components are both negative, that is, when data lies in the third quadrant, the arctangent formula returns a positive angle, and it is necessary to add an additional  $180^\circ$  to calculate the correct standard phase. When the real component is positive and the imaginary component is negative, that is, the data lies in the fourth quadrant, the arctangent formula returns a negative angle, and it is necessary to add an additional  $360^\circ$  to calculate the correct standard phase.




Figure 23. Phase Response of a Capacitor

Therefore, the correct standard phase angle is dependent upon the sign of the real and imaginary components, which is summarized in Table 6.

Table 6. Phase Angle

| Real     | Imaginary | Quadrant | Phase Angle  |
|----------|-----------|----------|--|
| Positive | Positive  | First    | $\tan^{-1}(I/R) \times \frac{180^\circ}{\pi}$                            |
| Positive | Negative  | Second   | $180^\circ + \left( \tan^{-1}(I/R) \times \frac{180^\circ}{\pi} \right)$ |
| Negative | Negative  | Third    | $180^\circ + \left( \tan^{-1}(I/R) \times \frac{180^\circ}{\pi} \right)$ |
| Negative | Positive  | Fourth   | $360^\circ + \left( \tan^{-1}(I/R) \times \frac{180^\circ}{\pi} \right)$ |

Once the magnitude of the impedance ( $|Z|$ ) and the impedance phase angle ( $Z\theta$ , in radians) are correctly calculated, it is possible to determine the magnitude of the real (resistive) and imaginary (reactive) components of the impedance ( $Z_{\text{UNKNOWN}}$ ) by the vector projection of the impedance magnitude onto the real and imaginary impedance axis using the following formulas:

The real component is given by

$$|Z_{\text{REAL}}| = |Z| \times \cos(Z\theta)$$

The imaginary component is given by

$$|Z_{\text{IMAG}}| = |Z| \times \sin(Z\theta)$$

## PERFORMING A FREQUENCY SWEEP




Figure 24. Frequency Sweep Flowchart

## REGISTER MAP

Table 7.

| Register Name                  | Register Address | Bits       | Function   |
|--------------------------------|------------------|------------|------------|
| Control                        | 0x80             | D15 to D8  | Read/write |
|                                | 0x81             | D7 to D0   | Read/write |
| Start Frequency                | 0x82             | D23 to D16 | Read/write |
|                                | 0x83             | D15 to D8  | Read/write |
|                                | 0x84             | D7 to D0   | Read/write |
| Frequency Increment            | 0x85             | D23 to D16 | Read/write |
|                                | 0x86             | D15 to D8  | Read/write |
|                                | 0x87             | D7 to D0   | Read/write |
| Number of Increments           | 0x88             | D15 to D8  | Read/write |
|                                | 0x89             | D7 to D0   | Read/write |
| Number of Settling Time Cycles | 0x8A             | D15 to D8  | Read/write |
|                                | 0x8B             | D7 to D0   | Read/write |
| Status                         | 0x8F             | D7 to D0   | Read only  |
| Real Data                      | 0x94             | D15 to D8  | Read only  |
|                                | 0x95             | D7 to D0   | Read only  |
| Imaginary Data                 | 0x96             | D15 to D8  | Read only  |
|                                | 0x97             | D7 to D0   | Read only  |

### CONTROL REGISTER (REGISTER ADDRESS 0x80, REGISTER ADDRESS 0x81)

The AD5934 contains a 16-bit control register (Register Address 0x80 and Register Address 0x81) that sets the control modes. The default value of the control register upon reset is as follows: D15 to D0 is reset to 0xA008 upon power-up.

The four MSBs of the control register are decoded to provide control functions, such as performing a frequency sweep, powering down the part, and controlling various other functions defined in the control register map.

The user can choose to write only to Register Address 0x80 and to not alter the contents of Register Address 0x81. Note that the control register should not be written to as part of a block write command. The control register also allows the user to program the excitation voltage and set the system clock. A reset command to the control register does not reset any programmed values associated with the sweep (that is, start frequency, number of increments, frequency increment). After a reset command, an initialize with start frequency command must be issued to the control register to restart the frequency sweep sequence (see Figure 24).

Table 8. D10 to D9 Control Register Map

| D10 | D9 | Range No. | Output Voltage Range |
|-----|----|-----------|----------------------|
| 0   | 0  | 1         | 2.0 V p-p typical    |
| 0   | 1  | 3         | 200 mV p-p typical   |
| 1   | 0  | 4         | 400 mV p-p typical   |
| 1   | 1  | 2         | 1.0 V p-p typical    |

Table 9. D11 and D8 to D0 Control Register Map

| Bits | Description                               |
|------|---|
| D11  | No operation                              |
| D8   | PGA gain; 0 = $\times 5$ , 1 = $\times 1$ |
| D7   | Reserved; set to 0                        |
| D6   | Reserved; set to 0                        |
| D5   | Reserved; set to 0                        |
| D4   | Reset                                     |
| D3   | Reserved; set to 1                        |
| D2   | Reserved; set to 0                        |
| D1   | Reserved; set to 0                        |
| D0   | Reserved; set to 0                        |

Table 10. D15 to D12 Control Register Map

| D15 | D14 | D13 | D12 | Description                     |
|-----|-----|-----|-----|---------------------------------|
| 0   | 0   | 0   | 0   | No operation                    |
| 0   | 0   | 0   | 1   | Initialize with start frequency |
| 0   | 0   | 1   | 0   | Start frequency sweep           |
| 0   | 0   | 1   | 1   | Increment frequency             |
| 0   | 1   | 0   | 0   | Repeat frequency                |
| 1   | 0   | 0   | 0   | No operation                    |
| 1   | 0   | 0   | 1   | No operation                    |
| 1   | 0   | 1   | 0   | Power-down mode                 |
| 1   | 0   | 1   | 1   | Standby mode                    |
| 1   | 1   | 0   | 0   | No operation                    |
| 1   | 1   | 0   | 1   | No operation                    |

## Control Register Decode

### Initialize with Start Frequency

This command enables the DDS to output the programmed start frequency for an indefinite time. Initially, it is used to excite the unknown impedance. When the output unknown impedance has settled after a time determined by the user, the user must initiate a start frequency sweep command to begin the frequency sweep.

### Start Frequency Sweep

In this mode, the ADC starts measuring after the programmed number of settling time cycles has elapsed. The user has the ability to program an integer number of output frequency cycles (settling time cycles) to Register Address 0x8A and Register Address 0x8B before the commencement of the measurement at each frequency point (see Figure 24).

### Increment Frequency

The increment frequency command is used to step to the next frequency point in the sweep. This usually happens after data from the previous step is transferred and verified by the DSP. When the AD5934 receives this command, it waits for the programmed number of settling time cycles before beginning the ADC conversion process.

### Repeat Frequency

There is the facility to repeat the current frequency point measurement by issuing a repeat frequency command to the control register. This command allows users to average successive readings.

### Power-Down Mode

The default state at power-up of the AD5934 is power-down mode. The control register contains the code 1010,0000,0000,0000 (0xA000). In this mode, both the output and input pins, VOUT and VIN, are connected internally to GND.

### Standby Mode

This mode powers up the part for general operation. In standby mode, the VIN and VOUT pins are internally connected to GND.

### Reset

A reset command allows the user to interrupt a sweep. The start frequency, number of increments, and frequency increment register contents are not overwritten. An initialize with start frequency command is required to restart the frequency sweep command sequence.

### Output Voltage Range

The output voltage range allows the user to program the excitation voltage range at VOUT.

### PGA Gain

The PGA gain allows the user to amplify the response signal into the ADC by a multiplication factor of  $\times 5$  or  $\times 1$ .

## START FREQUENCY REGISTER (REGISTER ADDRESS 0x82, REGISTER ADDRESS 0x83, REGISTER ADDRESS 0x84)

The start frequency register contains the 24-bit digital representation of the frequency from where the subsequent frequency sweep is initiated. For example, if the user requires the sweep to start from a frequency of 30 kHz using a 16.0 MHz clock, the user must program the value 0x3D to Register Address 0x82, the value 0x70 to Register Address 0x83, and the value 0xA3 to Register Address 0x84. Doing this ensures the output frequency starts at 30 kHz.

The start frequency code is

*Start Frequency Code =*

$$\left( \frac{30 \text{ kHz}}{\left( \frac{16 \text{ MHz}}{16} \right)} \right) \times 2^{27} \equiv 0x3D70A3$$

The default value of the start frequency register upon reset is as follows: D23 to D0 are not reset at power-up. After the reset command, the contents of this register are not reset.

## FREQUENCY INCREMENT REGISTER (REGISTER ADDRESS 0x85, REGISTER ADDRESS 0x86, REGISTER ADDRESS 0x87)

The frequency increment register contains a 24-bit representation of the frequency increment between consecutive frequency points along the sweep. For example, if the user requires an increment step of 30 Hz using a 16.0 MHz clock, the user must program the value 0x00 to Register Address 0x85, the value 0x0F to Register Address 0x86, and the value 0xBA to Register Address 0x87.

The formula for calculating the frequency increment is given by

*Frequency Increment Code =*

$$\left( \frac{10 \text{ Hz}}{\left( \frac{16 \text{ MHz}}{16} \right)} \right) \times 2^{27} \equiv 0x00053E$$

The user programs the value 0x00 to Register Address 0x85, the value 0x05 to Register Address 0x86, and the value 0x3E to Register Address 0x87.

The default value of the frequency increment register upon reset is as follows: D23 to D0 are not reset at power-up. After the reset command, the contents of this register are not reset.

### NUMBER OF INCREMENTS REGISTER (REGISTER ADDRESS 0x88, REGISTER ADDRESS 0x89)

The default value of the number of increments register upon reset is as follows: D8 to D0 are not reset at power-up. After a reset command, the contents of this register are not reset.

**Table 11. Number of Increments Register**

| Reg Addr | Bits      | Description          | Function      | Format                                 |
|----------|-----------|----------------------|---------------|--|
| 0x88     | D15 to D9 | Don't care           | Read or write | Integer number stored in binary format |
|          | D8        | Number of increments | Read or write |  |
| 0x89     | D7 to D0  | Number of increments | Read or write | Integer number stored in binary format |

This register determines the number of frequency points in the frequency sweep. The number of frequency points is represented by a 9-bit word, D8 to D0. D15 to D9 are don't care bits. This register in conjunction with the start frequency register and the frequency increment register determine the frequency sweep range for the sweep operation. The maximum number of increments that can be programmed is 511.

### NUMBER OF SETTling TIME CYCLES REGISTER (REGISTER ADDRESS 0x8A, REGISTER ADDRESS 0x8B)

The default value of the number of settling time cycles register upon reset is as follows: D10 to D0 are not reset at power-up. After a reset command, the contents of this register are not reset.

This register determines the number of output excitation cycles allowed to passthrough the unknown impedance after receipt of a start frequency sweep, increment frequency, or repeat frequency command, before the ADC is triggered to perform a conversion of the response signal. The number of settling time cycles register value determines the delay between a start frequency sweep/increment frequency/repeat frequency command and the time an ADC conversion commences. The number of cycles is represented by a 9-bit word, D8 to D0. The value programmed

into the number of settling time cycles register can be increased by a factor of 2 or 4, depending on the status of Bits D10 to D9. The five most significant bits, D15 to D11, are don't care bits. The maximum number of output cycles that can be programmed is  $511 \times 4 = 2044$  cycles. For example, consider an excitation signal of 30 kHz, the maximum delay between the programming of this frequency and the time that this signal is first sampled by the ADC is  $\approx 511 \times 4 \times 33.33 \mu\text{s} = 68.126 \text{ ms}$ . The ADC takes 1024 samples, and the result is stored as real data and imaginary data in Register Address 0x94 to Register Address 0x97. The conversion process takes approximately 1 ms using a 16.777 MHz clock.

### STATUS REGISTER (REGISTER ADDRESS 0x8F)

The status register is used to confirm that particular measurement tests have been successfully completed. Each of the bits from D7 to D0 indicate the status of a specific functionality of the AD5934.

Bit D0 and Bit D4 to Bit D7 are treated as don't care bits; these bits do not indicate the status of any measurement.

The status of Bit D1 indicates the status of a frequency point impedance measurement. This bit is set when the AD5934 completes the current frequency point impedance measurement. This bit indicates that there is valid real data and imaginary data in Register Address 0x94 to Register Address 0x97. This bit is reset on receipt of a start frequency sweep, increment frequency, repeat frequency, or reset command. This bit is also reset at power-up.

The status of Bit D2 indicates the status of the programmed frequency sweep. This bit is set when all programmed increments to the number of increments register are complete. This bit is reset at power-up and on receipt of a reset command.

**Table 12. Status Register 0x8F**

| Control Word | Description               |
|--------------|---------------------------|
| 0000 0001    | Reserved                  |
| 0000 0010    | Valid real/imaginary data |
| 0000 0100    | Frequency sweep complete  |
| 0000 1000    | Reserved                  |
| 0001 0000    | Reserved                  |
| 0010 0000    | Reserved                  |
| 0100 0000    | Reserved                  |
| 1000 0000    | Reserved                  |

**Table 13. Number of Settling Times Cycles Register**

| Register Address | Bits                               | Description                    |                 |                 | Function      | Format                                 |
|------------------|------------------------------------|--------------------------------|-----------------|-----------------|---------------|--|
| 0x8A             | D15 to D11<br>D10 to D9            | Don't care<br>2-bit decode     |                 |                 | Read or write | Integer number stored in binary format |
|                  |                                    | D10                            | D9              | Description     |               |  |
|                  |                                    | 0                              | 0               | Default         |               |  |
|                  |                                    | 0                              | 1               | No of cycles ×2 |               |  |
|                  |                                    | 1                              | 0               | Reserved        |               |  |
|                  | 1                                  | 1                              | No of cycles ×4 |                 |               |  |
| D8               | MSB number of settling time cycles |                                |                 |                 |               |  |
| 0x8B             | D7 to D0                           | Number of settling time cycles |                 |                 | Read or write | Data                                   |

**Valid Real/Imaginary Data**

This bit is set when data processing for the current frequency point is finished, indicating real/imaginary data available for reading. The bit is reset when a start frequency sweep/increment frequency/repeat frequency DDS command is issued. In addition, this bit is reset to 0 when a reset command is issued to the control register.

**Frequency Sweep Complete**

This bit is set when data processing for the last frequency point in the sweep is complete. This bit is reset when a start frequency sweep command is issued to the control register. This bit is also reset when a reset command is issued to the control register.

**REAL AND IMAGINARY DATA REGISTERS (16 BITS—  
REGISTER ADDRESS 0x94, REGISTER  
ADDRESS 0x95, REGISTER ADDRESS 0x96,  
REGISTER ADDRESS 0x97)**

These registers contain a digital representation of the real and imaginary components of the impedance measured for the current frequency point. The values are stored in 16-bit, twos complement format. To convert this number to an actual impedance value, the magnitude,  $\sqrt{(Real^2 + Imaginary^2)}$ , must be multiplied by an admittance/code number (called a gain factor) to give the admittance and the result inverted to give the impedance. The gain factor varies for each ac excitation voltage/gain combination.

The default value upon reset: these registers are not reset at power-up or on receipt of a reset command. Note that the data in these registers is only valid if Bit D1 in the status register is set, indicating that the processing at the current frequency point is complete.



## SERIAL BUS INTERFACE

Control of the AD5934 is carried out via the I<sup>2</sup>C-compliant serial interface protocol. The AD5934 is connected to this bus as a slave device under the control of a master device. The AD5934 has a 7-bit serial bus slave address. When the device is powered up, it has a default serial bus address, 0001101 (0x0D).

### GENERAL I<sup>2</sup>C TIMING

Figure 25 shows the timing diagram for general read and write operations using the I<sup>2</sup>C-compliant interface.

The master initiates data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line (SDA) while the serial clock line (SCL) remains high. This indicates that a data stream follows. The slave responds to the start condition and shifts in the next 8 bits, consisting of a 7-bit slave address (MSB first) and an R/W bit, which determines the direction of the data transfer, that is, whether data is written to or read from the slave device (0 = write, 1 = read).

The slave responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit, and holding it low during the high period of this clock pulse. All other devices on the bus remain idle while the selected device waits for data to be read from or written to it. If the R/W bit is 0, the master writes to the slave device. If the R/W bit is 1, the master reads from the slave device.

Data is sent over the serial bus in sequences of nine clock pulses, 8 bits of data followed by an acknowledge bit, which can be from the master or slave device. Data transitions on the data line must occur during the low period of the clock signal and remain stable during the high period because a low-to-high transition when the clock is high can be interpreted as a stop signal. If the operation is a write operation, the first data byte after the slave address is a command byte. This tells the slave device what to expect next. It may be an instruction telling the slave device to expect a block write, or it may be a register address that tells the slave where subsequent data is to be written. Because data can flow in only one direction as defined by the R/W bit, it is not possible to send a command to a slave device during a read operation. Before performing a read operation, it is sometimes necessary to perform a write operation to tell the slave what sort of read operation to expect and/or the address from which data is to be read.

When all data bytes are read or written, stop conditions are established. In write mode, the master pulls the data line high during the 10th clock pulse to assert a stop condition. In read mode, the master device releases the SDA line during the low period before the ninth clock pulse, but the slave device does not pull it low. This is known as a no acknowledge. The master then takes the data line low during the low period before the 10th clock pulse, and then high during the 10th clock pulse to assert a stop condition.




Figure 25. Timing Diagram



## WRITING/READING TO THE AD5934

The I<sup>2</sup>C interface specification defines several different protocols for different types of read and write operations. This section describes the protocols used in the AD5934. The figures in this section use the abbreviations shown in Table 14.

Table 14. I<sup>2</sup>C Abbreviation Table

| Abbreviation   | Condition                              |
|----------------|--|
| S              | Start                                  |
| P              | Stop                                   |
| R              | Read                                   |
| W              | Write                                  |
| A              | Acknowledge                            |
| $\overline{A}$ | No acknowledge write byte/command byte |

### User Command Codes

The command codes in Table 15 are used for reading/writing to the interface. They are explained in detail in this section but are grouped within Table 15 for easy reference.

Table 15. Command Codes

| Command Code | Code Name       | Code Description   |
|--------------|-----------------|--|
| 1010 0000    | Block Write     | This command is used when writing multiple bytes to the RAM; see the Block Write section.  |
| 1010 0001    | Block Read      | This command is used when reading multiple bytes from RAM/memory; see the Block Read section.  |
| 1011 0000    | Address Pointer | This command enables the user to set the address pointer to any location in the memory; the data contains the address of the register to which the pointer should be pointing. |

### Write Byte/Command Byte

In this operation, the master device sends a byte of data to the slave device. The write byte can either be a data byte write to a Register Address or it can be a command operation. To write data to a register, the command sequence is as follows (see Figure 26):

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends a register address.
5. The slave asserts an acknowledge on SDA.
6. The master sends a data byte.
7. The slave asserts an acknowledge on SDA.

8. The master asserts a stop condition on SDA to end the transaction.



Figure 26. Writing Register Data to Register Address

In the AD5934, the write byte protocol is also used to set a pointer to a register address (see Figure 27). This protocol is used for a subsequent single-byte read from the same address, block read, or block write starting at that address.

To set a register pointer, the following sequence is applied:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends a pointer command code (see Table 15, an address pointer = 1011 0000).
5. The slave asserts an acknowledge on SDA.
6. The master sends a data byte (a register address to where the pointer is to point).
7. The slave asserts an acknowledge on SDA.
8. The master asserts a stop condition on SDA to end the transaction.



Figure 27. Setting Address Pointer to Register Address

## BLOCK WRITE

In this operation, the master device writes a block of data to a slave device (see Figure 28). The start address for a block write must previously have been set. In the case of the AD5934, this is done by setting a pointer to set the register address.

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends an 8-bit command code (1010 0000) that tells the slave device to expect a block write.
5. The slave asserts an acknowledge on SDA.
6. The master sends a data byte that tells the slave device the number of data bytes to be sent to it.
7. The slave asserts an acknowledge on SDA.
8. The master sends the data bytes.
9. The slave asserts an acknowledge on SDA after each data byte.
10. The master asserts a stop condition on SDA to end the transaction.



Figure 28. Writing a Block Write

## READ OPERATIONS

The AD5934 uses two I<sup>2</sup>C read protocols: the receive byte and the block read.

### Receive Byte

In the AD5934, the receive byte protocol is used to read a single byte of data from a register address whose address has previously been set by setting the address pointer.

In this operation, the master device receives a single byte from a slave device as follows (see Figure 29):

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the read bit (high).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master receives a data byte.
5. The master asserts a no acknowledge on SDA (the slave needs to check that master has received data).
6. The master asserts a stop condition on SDA and the transaction ends.




Figure 29. Reading Register Data

### Block Read

In this operation, the master device reads a block of data from a slave device (see Figure 30). The start address for a block read must previously have been set by setting the address pointer.

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends a command code (1010 0001) that tells the slave device to expect a block read.
5. The slave asserts an acknowledge on SDA.
6. The master sends a byte-count data byte that tells the slave how many data bytes to expect.
7. The slave asserts an acknowledge on SDA.
8. The master asserts a repeat start condition on SDA. This is required to set the read bit high.
9. The master sends the 7-bit slave address followed by the read bit (high).
10. The slave asserts an acknowledge on SDA.
11. The master receives the data bytes.
12. The master asserts an acknowledge on SDA after each data byte.
13. A no acknowledge is generated after the last byte to signal the end of the read.
14. The master asserts a stop condition on SDA to end the transaction.




Figure 30. Performing a Block Read


## TYPICAL APPLICATIONS

## MEASURING SMALL IMPEDANCES

The AD5934 is capable of measuring impedance values up to 10 M $\Omega$  if the system gain settings are chosen correctly for the impedance subrange of interest.

If the user places a small impedance value ( $\leq 500 \Omega$  over the sweep frequency of interest) between the VOUT and VIN pins, it results in an increase in signal current flowing through the impedance for a fixed excitation voltage in accordance with Ohm's law. The output stage of the transmit side amplifier available at the VOUT pin may not be able to provide the required increase in current through the impedance. To have a unity gain condition about the receive side I-V amplifier, the user needs to have a similar small value of feedback resistance for system calibration as outlined in the Gain Factor Setup Configuration section. The voltage presented at the VIN pin is hard biased at  $VDD/2$  due to the virtual earth on the receive side I-V amplifier. The increased current sink/source requirement placed on the output of the receive side I-V amplifier may also cause the amplifier to operate outside of the linear region. This causes significant errors in subsequent impedance measurements.

The value of the output series resistance,  $R_{OUT}$ , (see Figure 31) at the VOUT pin must be taken into account when measuring small impedances ( $Z_{UNKNOWN}$ ), specifically when the value of the output series resistance is comparable to the value of the impedance under test ( $Z_{UNKNOWN}$ ). If the  $R_{OUT}$  value is unaccounted for in the system calibration (that is, the gain factor calculation) when measuring small impedances, there is an introduced error into any subsequent impedance measurement that takes place. The introduced error depends on the relative magnitude of the impedance being tested compared to the value of the output series resistance.



*Figure 31. Additional External Amplifier Circuit for Measuring Small Impedances*

The value of the output series resistance depends upon the selected output excitation range at VOUT and has a tolerance from device to device like all discrete resistors manufactured in a silicon fabrication process. Typical values of the output series resistance are outlined in Table 16.

**Table 16. Output Series Resistance ( $R_{OUT}$ ) vs. Excitation Range**

| Parameter | Value (Typ) | Output Series Resistance Value |
|-----------|-------------|--------------------------------|
| Range 1   | 2 V p-p     | 200 $\Omega$ typical           |
| Range 2   | 1 V p-p     | 2.4 k $\Omega$ typical         |
| Range 3   | 0.4 V p-p   | 1.0 k $\Omega$ typical         |
| Range 4   | 0.2 V p-p   | 600 $\Omega$ typical           |

Therefore, to accurately calibrate the AD5934 to measure small impedances, it is necessary to reduce the signal current by attenuating the excitation voltage sufficiently and also account for the  $R_{OUT}$  value and factor it into the gain factor calculation (see the Gain Factor Calculation section).

Measuring the  $R_{OUT}$  value during device characterization is achieved by selecting the appropriate output excitation range at  $V_{OUT}$  and sinking and sourcing a known current at the pin (for example,  $\pm 2$  mA) and measuring the change in dc voltage. The output series resistance can be calculated by measuring the inverse of the slope (that is,  $1/\text{slope}$ ) of the resultant I-V plot.

A circuit that helps to minimize the effects of the issues previously outlined is shown in Figure 31. The aim of this circuit is to place the [AD5934](#) system gain within its linear range when measuring small impedances by using an additional external amplifier circuit along the signal path. The external amplifier attenuates the peak-to-peak excitation voltage at VOUT by a suitable choice of resistors (R1 and R2), thereby reducing the signal current flowing through the impedance and minimizing the effect of the output series resistance in the impedance calculations.

In the circuit shown in Figure 31,  $Z_{\text{UNKNOWN}}$  recognizes the output series resistance of the external amplifier which is typically much less than  $1\ \Omega$  with feedback applied depending upon the op amp device used (for example, [AD820](#), [AD8641](#), [AD8531](#)) as well as the load current, bandwidth, and gain.

The key point is that the output impedance of the external amplifier in Figure 31 (which is also in series with  $Z_{\text{UNKNOWN}}$ ) has a far less significant effect on gain factor calibration and subsequent impedance readings in comparison to connecting the small impedance directly to the VOUT pin (and directly in series with  $R_{\text{OUT}}$ ). The external amplifier buffers the unknown impedance from the effects of  $R_{\text{OUT}}$  and introduces a smaller output impedance in series with  $Z_{\text{UNKNOWN}}$ .

For example, if the user measures  $Z_{\text{UNKNOWN}}$  that is known to have a small impedance value within the range of  $90\ \Omega$  to  $110\ \Omega$  over the frequency range of  $30\ \text{kHz}$  to  $32\ \text{kHz}$ , the user may not be in a position to measure  $R_{\text{OUT}}$  directly in the factory/lab. Therefore, the user may choose to add on an extra amplifier circuit like that shown in Figure 31 to the signal path of the AD5934. The user must ensure that the chosen external amplifier has a sufficiently low output series resistance over the bandwidth of interest in comparison to the impedance range under test (for an op amp selection guide, see <http://www.analog.com/opamps>). Most amplifiers from Analog Devices have a curve of closed-loop output impedance vs. frequency at different amplifier gains to determine the output series impedance at the frequency of interest.

The system settings are as follows:

$$VDD = 3.3\ \text{V}$$

$$VOUT = 2\ \text{V p-p}$$

$$R2 = 20\ \text{k}\Omega$$

$$R1 = 4\ \text{k}\Omega$$

$$\text{Gain setting resistor} = 500\ \Omega$$

$$Z_{\text{UNKNOWN}} = 100\ \Omega$$

$$\text{PGA setting} = \times 1$$

To attenuate the excitation voltage at  $VOUT$ , choose a ratio of  $R1/R2$ . With the values of  $R1 = 4\ \text{k}\Omega$  and  $R2 = 20\ \text{k}\Omega$ , attenuate the signal by  $1/5^{\text{th}}$  of  $2\ \text{V p-p} = 400\ \text{mV}$ . The maximum current flowing through the impedance is  $400\ \text{mV} / 90\ \Omega = 4.4\ \text{mA}$ .

The system is subsequently calibrated using the usual method with a midpoint impedance value of  $100\ \Omega$ , a calibration resistor, and a feedback resistor at a midfrequency point in the sweep. The dynamic range of the input signal to the receive side of the AD5934 can be improved by increasing the value of the I-V gain resistor at the RFB pin. For example, increasing the I-V gain setting resistor at the RFB pin increases the peak-to-peak signal presented to the ADC input from  $400\ \text{mV}$  ( $RFB = 100\ \Omega$ ) to  $2\ \text{V p-p}$  ( $RFB = 500\ \Omega$ ).

The gain factor calculated is for a  $100\ \Omega$  resistor connected between  $VOUT$  and  $VIN$ , assuming the output series resistance of the external amplifier is small enough to be ignored.

When biasing the circuit shown in Figure 31, note that the receive side of the AD5934 is hard-biased about  $VDD/2$  by design. Therefore, to prevent the output of the external amplifier (attenuated AD5934 Range 1 excitation signal) from saturating the receive side amplifiers of the AD5934, a voltage equal to  $VDD/2$  must be applied to the noninverting terminal of the external amplifier.

## BIOMEDICAL: NONINVASIVE BLOOD IMPEDANCE MEASUREMENT

When a known strain of a virus is added to a blood sample that already contains a virus, a chemical reaction takes place whereby the impedance of the blood under certain conditions changes. By characterizing this effect across different frequencies, it is possible to detect a specific strain of virus. For example, a strain of the disease exhibits a certain characteristic impedance at one frequency but not at another, resulting in the need to sweep different frequencies to check for different viruses. The AD5934, with its 27-bit phase accumulator, allows for subhertz frequency tuning.

The AD5934 can be used to inject a stimulus signal through the blood sample via a probe. The response signal is analyzed and the effective impedance of the blood is tabulated. The AD5934 is ideal for this application because it allows the user to tune to the specific frequency required for each test.




Figure 32. Measuring a Blood Sample for a Strain of Virus

05325-057

## SENSOR/COMPLEX IMPEDANCE MEASUREMENT

The operational principle of a capacitive proximity sensor is based on the change of a capacitance in a RLC resonant circuit. This leads to changes in the resonant frequency of the RLC circuit, which can be evaluated as shown Figure 33.

It is first required to tune the RLC circuit to the area of resonance. At the resonant frequency, the impedance of the RLC circuit is at a maximum. Therefore, a programmable frequency sweep and tuning capability is required, which is provided by the AD5934.




Figure 33. Detecting a Change in Resonant Frequency

An example of the use of this type of sensor is for a train proximity measurement system. The magnetic fields of the train approaching on the track change the resonant frequency to an extent that can be characterized. This information can be sent back to a mainframe system to show the train location on the network.

Another application for the AD5934 is in parked vehicle detection. The AD5934 is placed in an embedded unit connected to a coil of wire underneath the parking location. The AD5934 outputs a single frequency within the 80 kHz to 100 kHz frequency range, depending upon the wire composition. The wire can be modeled as a resonant circuit. The coil is calibrated with a known impedance value and at a known frequency. The impedance of the loop is monitored constantly. If a car is parked over the coil, the impedance of the coil changes and the AD5934 detects the presence of the car.

## ELECTRO-IMPEDANCE SPECTROSCOPY

The AD5934 has found use in the area of corrosion monitoring. Corrosion in a metal, such as aluminum, which is used in air craft and ships, requires continuous assessment because the metal is exposed to a wide variety of conditions, such as temperature and moisture. The AD5934 offers an accurate and compact solution for this type of measurement compared to the large and expensive existing units on the market.

Mathematically the corrosion of a metal is modeled using a RC network that consists of a resistance,  $R_s$ , in series with a parallel resistor and capacitor,  $R_p$  and  $C_p$ . A system metal would typically have values as follows:  $R_s$  is 10  $\Omega$  to 10 k $\Omega$ ,  $R_p$  is 1 k $\Omega$  to 1 M $\Omega$ , and  $C_p$  is 5  $\mu$ F to 70  $\mu$ F.

The frequency range of interest when monitoring corrosion is 0.1 Hz to 100 kHz.

To ensure that the measurement itself does not introduce a corrosive effect, the metal needs to be excited with minimal voltage, typically in the 200 mV region, which the AD5934 is capable of outputting. A nearby processor or control unit, such as the ADuc702x, would log a single impedance sweep from 0.1 kHz to 100 kHz every 10 minutes and download the results back to a control unit. To achieve system accuracy from the 0.1 kHz to 1 kHz region, the system clock needs to be scaled down from the 16.776 MHz nominal clock frequency to 500 kHz, typically. The clock scaling can be achieved digitally using an external direct digital synthesizer, such as the AD9834, as a programmable divider that supplies a clock signal to MCLK and that can be controlled digitally by the nearby microprocessor.

## LAYOUT AND CONFIGURATION

### POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, carefully consider the power supply and ground return layout on the board. The printed circuit board (PCB) containing the [AD5934](#) should have separate analog and digital sections, each having its own area of the board. If the [AD5934](#) is in a system where other devices require an AGND-to-DGND connection, the connection should be made at one point only. This ground point should be as close as possible to the [AD5934](#).

The power supply to the [AD5934](#) should be bypassed with 10  $\mu\text{F}$  and 0.1  $\mu\text{F}$  capacitors. The capacitors should be physically as close as possible to the device, with the 0.1  $\mu\text{F}$  capacitor ideally right up against the device. The 10  $\mu\text{F}$  capacitors are the tantalum bead type. It is important that the 0.1  $\mu\text{F}$  capacitor has low effective series resistance (ESR) and effective series inductance (ESI); common ceramic types of capacitors are suitable. The 0.1  $\mu\text{F}$  capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.

The power supply line itself should have as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feed-through effects on the board. The best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. However, this is not always possible with a 2-layer board.

## OUTLINE DIMENSIONS




Figure 34. 16-Lead Shrink Small Outline Package [SSOP]  
(RS-16)

Dimensions shown in millimeters

## ORDERING GUIDE

| Model <sup>1</sup> | Temperature Range | Package Description                         | Package Option |
|--------------------|-------------------|---|----------------|
| AD5934YRSZ         | −40°C to +125°C   | 16-Lead Shrink Small Outline Package (SSOP) | RS-16          |
| AD5934YRSZ-REEL7   | −40°C to +125°C   | 16-Lead Shrink Small Outline Package (SSOP) | RS-16          |

<sup>1</sup> Z = RoHS Compliant Part.

Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.





Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.