



SBAS520A - FEBRUARY 2011 - REVISED MARCH 2011

14-/12-Bit, 65/125MSPS, Ultralow-Power ADC

Check for Samples: ADS4122, ADS4125, ADS4142, ADS4145

FEATURES

- Ultralow Power with 1.8V Single Supply:
 - 103mW Total Power at 65MSPS
 - 153mW Total Power at 125MSPS
- **High Dynamic Performance:**
 - SNR: 72.2dBFS at 170MHz
 - SFDR: 81dBc at 170MHz
- **Dynamic Power Scaling with Sample Rate**
- **Output Interface:**
 - Double Data Rate (DDR) LVDS with **Programmable Swing and Strength**
 - Standard Swing: 350mV
 - Low Swing: 200mV
 - Default Strength: 100Ω Termination
 - 2x Strength: 50Ω Termination
 - 1.8V Parallel CMOS Interface Also Supported
- Programmable Gain up to 6dB for SNR/SFDR Trade-Off
- **DC Offset Correction**
- **Supports Low Input Clock Amplitude Down To** $200mV_{PP}$
- Package: QFN-48 (7mm × 7mm)

DESCRIPTION

The ADS412x/4x are lower sampling speed variants of the ADS41xx family of analog-to-digital converters (ADCs). These devices use innovative design techniques to achieve high dynamic performance, while consuming extremely low power at 1.8V supply. The devices are well-suited for multi-carrier, wide bandwidth communications applications.

The ADS412x/4x have fine gain options that can be used to improve SFDR performance at lower full-scale input ranges, especially at high input frequencies. They include a dc offset correction loop that can be used to cancel the ADC offset. At lower sampling rates, the ADC automatically operates at scaled down power with no loss in performance.

The ADS412x/4x are available in a compact QFN-48 pacakge and are specified over the industrial temperature range (-40°C to +85°C).

ADS412x/ADS414x Family Comparison

					WITH ANALOG I	NPUT BUFFERS
FAMILY	65MSPS	125MSPS	160MSPS	250MSPS	200MSPS	250MSPS
ADS412x 12-Bit Family	ADS4122	ADS4125	ADS4126	ADS4129	_	ADS41B29
ADS414x 14-Bit Family	ADS4142	ADS4145	ADS4146	ADS4149	_	ADS41B49
9-Bit	_	_	_	_	_	ADS58B19
11-Bit	_	_	_	_	ADS58B18	_

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

PRODUCT	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	ECO PLAN ⁽²⁾	LEAD/BALL FINISH	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
ADS4122	QFN-48	RGZ	–40°C to +85°C	GREEN (RoHS,	Cu/NiPdAu	AZ4122	ADS4122IRGZR	Tape and reel
AD34122	QFIN-40	RGZ	-40 C to +65 C	no Sb/Br)	Cu/NiFuAu	AL4122	ADS4122IRGZT	Tape and reel
ADS4125	QFN-48	RGZ	–40°C to +85°C	GREEN (RoHS,	Cu/NiPdAu	AZ4125	ADS4125IRGZR	Tape and reel
AD54125	QFIN-46	RGZ	-40 C to +65 C	no Sb/Br)	Cu/NIPdAu	AZ4125	ADS4125IRGZT	Tape and reel
ADC 44.40	QFN-48	007	40°C t05°C	GREEN (RoHS,	Cu/NiPdAu	A 744 40	ADS4142IRGZR	Tape and reel
ADS4142	QFN-48	RGZ	–40°C to +85°C	no Sb/Br)	Cu/NIPdAu	AZ4142	ADS4142IRGZT	Tape and reel
AD04445	QFN-48	RGZ	-40°C to +85°C	GREEN (RoHS,	O /NI:D-IA	A 744 45	ADS4145IRGZR	Tape and reel
ADS4145	QFIN-48	KGZ	-40 C (0 +85°C	no Sb/Br)	Cu/NiPdAu	AZ4145	ADS4145IRGZT	Tape and reel

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

The ADS412x/4x family is pin-compatible to the previous generation ADS6149 family; this architecture enables easy migration. However, there are some important differences between the generations, summarized in Table 1.

Table 1. MIGRATING FROM THE ADS6149 FAMILY

ADS6149 FAMILY	ADS4145 FAMILY
PINS	
Pin 21 is NC (not connected)	Pin 21 is NC (not connected)
Pin 23 is MODE	Pin 23 is RESERVED in the ADS4145 family. It is reserved as a digital control pin for an (as yet) undefined function in the next-generation ADC series.
SUPPLY	
AVDD is 3.3V	AVDD is 1.8V
DRVDD is 1.8V	No change
INPUT COMMON-MODE VOLTAGE	
VCM is 1.5V	VCM is 0.95V
SERIAL INTERFACE	
Protocol: 8-bit register address and 8-bit register data	No change in protocol
	New serial register map
EXTERNAL REFERENCE MODE	
Supported	Not supported
ADS61B49 FAMILY	ADS41B29/B49/ADS58B18 FAMILY
PINS	
Pin 21 is NC (not connected)	Pin 21 is 3.3V AVDD_BUF (supply for the analog input buffers)
Pin 23 is MODE	Pin 23 is a digital control pin for the RESERVED function. Pin 23 functions as SNR Boost enable (B18 only).
SUPPLY	
AVDD is 3.3V	AVDD is 1.8V, AVDD_BUF is 3.3V
DRVDD is 1.8V	No change
INPUT COMMON-MODE VOLTAGE	
VCM is 1.5V	VCM is 1.7V
SERIAL INTERFACE	
Protocol: 8-bit register address and 8-bit register data	No change in protocol New serial register map
EXTERNAL REFERENCE MODE	
Supported	Not supported

⁽²⁾ Eco Plan is the planned eco-friendly classification. Green (RoHS, no Sb/Br): TI defines *Green* to mean Pb-Free (RoHS compatible) and free of Bromine- (Br) and Antimony- (Sb) based flame retardants. Refer to the Quality and Lead-Free (Pb-Free) Data web site for more information.



ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

		VALUE	UNIT
Supply voltage range, AVDD		-0.3 to 2.1	V
Supply voltage range, DRVDD		-0.3 to 2.1	V
Voltage between AGND and DRO	GND	-0.3 to 0.3	V
Voltage between AVDD to DRVD	DD (when AVDD leads DRVDD)	0 to 2.1	V
Voltage between DRVDD to AVD	DD (when DRVDD leads AVDD)	0 to 2.1	V
	INP, INM	-0.3 to minimum (1.9, AVDD + 0.3)	V
Voltage applied to input pins	CLKP, CLKM ⁽²⁾ , DFS, OE	-0.3 to AVDD + 0.3	V
	RESET, SCLK, SDATA, SEN	-0.3 to 3.9	V
Operating free-air temperature ra	inge, T _A	-40 to +85	°C
Operating junction temperature ra	ange, T _J	+125	°C
Storage temperature range, T _{STG}	3	-65 to +150	°C
ESD, human body model (HBM)		2	kV

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

THERMAL INFORMATION

		ADS4122/25/42/4	5
	THERMAL METRIC ⁽¹⁾	RGZ	UNITS
		48 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	29	
θ_{JCtop}	Junction-to-case (top) thermal resistance	n/a	
θ_{JB}	Junction-to-board thermal resistance	10	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	C/VV
ΨЈВ	Junction-to-board characterization parameter	9	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	1.1	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ When AVDD is turned off, it is recommended to switch off the input clock (or ensure the voltage on CLKP, CLKM is less than |0.3V|. This prevents the ESD protection diodes at the clock input pins from turning on.



RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range, unless otherwise noted.

		AD	S4122/5, ADS41	42/5		
		MIN TYP		MAX	UNIT	
SUPPLIES	S					
AVDD	Analog supply voltage	1.7	1.8	1.9	V	
DRVDD	Digital supply voltage	1.7	1.8	1.9	V	
ANALOG	INPUTS					
Differentia	I input voltage range ⁽¹⁾		2		V_{PP}	
Input com	mon-mode voltage		V _{CM} ± 0.05		V	
Maximum	analog input frequency with 2V _{PP} input amplitude (2)		400		MHz	
Maximum	analog input frequency with 1V _{PP} input amplitude (2)		800		MHz	
CLOCK IN	NPUT					
Input clock	k sample rate					
	ADS4122/ADS4142, low-speed mode enabled by default	20		65	MSPS	
	ADS4125/ADS4145, low-speed mode enabled	20		80	MSPS	
	ADS4125/ADS4145, low-speed mode disabled	>80		125	MSPS	
Input clock	k amplitude differential (V _{CLKP} – V _{CLKM})					
	Sine wave, ac-coupled	0.2	1.5		V _{PP}	
	LVPECL, ac-coupled		1.6		V_{PP}	
	LVDS, ac-coupled		0.7		V_{PP}	
	LVCMOS, single-ended, ac-coupled		1.8		V	
Input clock	k duty cycle					
	Low-speed enabled	40	50	60	%	
	Low-speed disabled	35	50	65	%	
DIGITAL (OUTPUTS					
C_{LOAD}	Maximum external load capacitance from each output pin to DRGND		5		pF	
R_{LOAD}	Differential load resistance between the LVDS output pairs (LVDS mode)		100		Ω	
T _A	Operating free-air temperature	-40		+85	°C	
HIGH PER	RFORMANCE MODES (3)(4)(5)				•	
Mode 1	Set the MODE 1 register bits to get best performance across sample clock and input signal frequencies. Register address = 03h, register data = 03h					
Mode 2	Set the MODE 2 register bit to get best performance at high input signal frequencies greater than 230MHz. Register address = 4Ah, register data = 01h					

 ⁽¹⁾ With 0dB gain. See the *Gain* section in the *Application Information* for relation between input voltage range and gain.
 (2) See the *Theory of Operation* section in the *Application Information*.

It is recommended to use these modes to obtain best performance. These modes can be set using the serial interface only.

See the Serial Interface section for details on register programming.

Note that these modes cannot be set when the serial interface is not used (when the RESET pin is tied high); see the Device Configuration section.



ELECTRICAL CHARACTERISTICS: ADS4122/ADS4125

Typical values are at $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, and DDR LVDS interface, unless otherwise noted. Minimum and maximum values are across the full temperature range: $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, AVDD = 1.8V, and DRVDD = 1.8V.

			ADS4122 (65MSPS)			ADS	4125 (125M	ISPS)	
PARAMETER		TEST CONDITIONS	MIN TYP MAX			MIN	TYP	MAX	UNIT
Resolution					12			12	Bits
		f _{IN} = 10MHz		71.1			71		dBFS
		f _{IN} = 70MHz		70.9			70.8		dBFS
SNR (signal-to-noise ratio), LVDS		f _{IN} = 100MHz		70.7			70.6		dBFS
		f _{IN} = 170MHz	67	70.2		68	70.1		dBFS
		f _{IN} = 300MHz		68.8			69.6		dBFS
		f _{IN} = 10MHz		70.8			70.7		dBFS
		f _{IN} = 70MHz		70.8			70.7		dBFS
SINAD (signal-to-noise and distortic	on ratio),	f _{IN} = 100MHz		70.6			70.3		dBFS
. V D O		$f_{IN} = 170MHz$	66	70.1		67	69.8		dBFS
		f _{IN} = 300MHz		68			69		dBFS
		f _{IN} = 10MHz		86.5			86		dBc
		f _{IN} = 70MHz		86			86		dBc
Spurious-free dynamic range	SFDR	$f_{IN} = 100MHz$		87			82		dBc
		f _{IN} = 170MHz	70	85		71	81		dBc
		f _{IN} = 300MHz		72.5			77		dBc
		f _{IN} = 10MHz		82.5			82		dBc
		f _{IN} = 70MHz		84			83.5		dBc
otal harmonic distortion	THD	f _{IN} = 100MHz		84			80.5		dBc
		f _{IN} = 170MHz	69.5	81		69.5	79.5		dBc
		f _{IN} = 300MHz		72			75.5		dBc
		f _{IN} = 10MHz		87			87		dBc
	HD2	f _{IN} = 70MHz		88			86		dBc
Second-harmonic distortion		f _{IN} = 100MHz		88			82		dBc
		f _{IN} = 170MHz	70	86		71	83		dBc
		f _{IN} = 300MHz		72.5			77		dBc
		f _{IN} = 10MHz		86.5			86		dBc
		f _{IN} = 70MHz		86			88		dBc
hird-harmonic distortion	HD3	$f_{IN} = 100MHz$		87			85		dBc
		f _{IN} = 170MHz	70	85		71	81		dBc
		$f_{IN} = 300MHz$		85			82		dBc
		f _{IN} = 10MHz		96			95		dBc
		f _{IN} = 70MHz		96			95		dBc
Vorst spur other than second and third harmo	nice)	f _{IN} = 100MHz		94			95		dBc
other than second and third harmo	ilics)	f _{IN} = 170MHz	76.5	92		76.5	91		dBc
		f _{IN} = 300MHz		88			88		dBc
Two-tone intermodulation distortion	IMD	$f_1 = 100MHz$, $f_2 = 105MHz$, each tone at $-7dBFS$		90			87.5		dBFS
nput overload recovery		Recovery to within 1% (of final value) for 6dB overload with sine-wave input		1			1		Clock
AC power-supply rejection ratio	PSRR	For 100mV _{PP} signal on AVDD supply, up to 10MHz		> 30			> 30		dB
Effective number of bits	ENOB	f _{IN} = 170MHz		11.2			11.2		LSBs
Differential nonlinearity	DNL	f _{IN} = 170MHz	-0.85	±0.2	1.5	-0.85	±0.2	1.5	LSBs
ntegrated nonlinearity	INL	f _{IN} = 170MHz		±0.3	3.5		±0.35	3.5	LSBs



ELECTRICAL CHARACTERISTICS: ADS4142/ADS4145

Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, and DDR LVDS interface, unless otherwise noted. Minimum and maximum values are across the full temperature range: $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, AVDD = 1.8V, and DRVDD = 1.8V.

		ADS	64142 (65M	SPS)	ADS	4145 (125N	ISPS)	1
PARAMETER	TEST CONDITIONS	MIN TYP		MAX	MIN	TYP	MAX	UNIT
Resolution				14			14	Bits
	$f_{IN} = 10MHz$		73.9			73.7		dBFS
	$f_{IN} = 70MHz$		73.5			73.4		dBFS
SNR (signal-to-noise ratio), LVDS	$f_{IN} = 100MHz$		73.2			73.1		dBFS
	$f_{IN} = 170MHz$	69	72.4		70	72.2		dBFS
	$f_{IN} = 300MHz$		70.5			71.3		dBFS
	$f_{IN} = 10MHz$		73.5			73.2		dBFS
	$f_{IN} = 70MHz$		73.3			73		dBFS
SINAD (signal-to-noise and distortion ratio), LVDS	$f_{IN} = 100MHz$		73			72.6		dBFS
	$f_{IN} = 170MHz$	68	72.3		69	71.8		dBFS
	$f_{IN} = 300MHz$		69.2			70.6		dBFS
	$f_{IN} = 10MHz$		87			86		dBc
	$f_{IN} = 70MHz$		86.5			85.5		dBc
Spurious-free dynamic range SFDR	$f_{IN} = 100MHz$		87			82		dBc
	$f_{IN} = 170MHz$	71	85		72.5	81.5		dBc
	$f_{IN} = 300MHz$		72.5			77		dBc
	$f_{IN} = 10MHz$		84			83		dBc
	$f_{IN} = 70MHz$		84			83.5		dBc
Total harmonic distortion THD	$f_{IN} = 100MHz$		84			81		dBc
	f _{IN} = 170MHz	69.5	82.5		70.5	80		dBc
	$f_{IN} = 300MHz$		72.5			75.5		dBc
	f _{IN} = 10MHz		88			87		dBc
	f _{IN} = 70MHz		87			85.5		dBc
Second-harmonic distortion HD2	f _{IN} = 100MHz		88			82		dBc
	f _{IN} = 170MHz	71	87		72.5	84		dBc
	f _{IN} = 300MHz		72.5			77		dBc
	f _{IN} = 10MHz		87			86		dBc
	f _{IN} = 70MHz		86.5			87		dBc
Third-harmonic distortion HD3	f _{IN} = 100MHz		87			85		dBc
	f _{IN} = 170MHz	71	85		72.5	81.5		dBc
	f _{IN} = 300MHz		85			84		dBc
	f _{IN} = 10MHz		96			95		dBc
	f _{IN} = 70MHz		95			95		dBc
Worst spur (other than second and third harmonics)	f _{IN} = 100MHz		94			95		dBc
(other than second and third harmonics)	f _{IN} = 170MHz	77.5	92		78.5	91		dBc
	f _{IN} = 300MHz		87			88		dBc
Two-tone intermodulation IMD distortion	$f_1 = 100MHz$, $f_2 = 105MHz$, each tone at $-7dBFS$		88.5			87.5		dBFS
nput overload recovery	Recovery to within 1% (of final value) for 6dB overload with sine-wave input		1			1		Clock cycles
AC power-supply rejection ratio PSRR	For 100mV _{PP} signal on AVDD supply, up to 10MHz		> 30			> 30		dB
Effective number of bits ENOB	f _{IN} = 170MHz		11.5			11.3		LSBs
Differential nonlinearity DNL	f _{IN} = 170MHz	-0.95	±0.5	1.7	-0.95	±0.5	1.7	LSBs
Integrated nonlinearity INL	f _{IN} = 170MHz		±1.5	±4.5		±1.5	±4.5	LSBs



ELECTRICAL CHARACTERISTICS: GENERAL

Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, 50% clock duty cycle, and 0dB gain, unless otherwise noted. Minimum and maximum values are across the full temperature range: $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, AVDD = 1.8V, and DRVDD = 1.8V.

	ADS41	22/ADS4142 (6	5MSPS)	ADS412			
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ANALOG INPUTS		1			1		
Differential input voltage range		2.0			2.0		V _{PP}
Differential input resistance (at dc); see Figure 102		> 1			> 1		ΜΩ
Differential input capacitance; see Figure 103		4			4		pF
Analog input bandwidth		550			550		MHz
Analog input common-mode current (per input pin)		0.6			0.6		μA/MSPS
Common-mode output voltage VCM		0.95			0.95		V
VCM output current capability		4			4		mA
DC ACCURACY							
Offset error	-15	2.5	15	-15	2.5	15	mV
Temperature coefficient of offset error		0.003			0.003		mV/°C
Gain error as a result of internal reference inaccuracy alone	-2		2	-2		2	%FS
Gain error of channel alone E _{GCHAN}		-0.2			-0.2	-1	%FS
Temperature coefficient of E _{GCHAN}		0.001			0.001		Δ%/°C
POWER SUPPLY		+		!	+	1	+
IAVDD Analog supply current		42	55		62	75	mA
IDRVDD ⁽¹⁾ Output buffer supply current LVDS interface with 100Ω external termination Low LVDS swing (200mV)		28.5			35.5		mA
IDRVDD Output buffer supply current LVDS interface with 100Ω external termination Standard LVDS swing (350mV)		40	53		48	57	mA
IDRVDD output buffer supply current ⁽¹⁾⁽²⁾ CMOS interface ⁽²⁾ 8pF external load capacitance f _{IN} = 2.5MHz		15			23		mA
Analog power		76			112		mW
Digital power, LVDS interface, low LVDS swing		52			66.5		mW
Digital power CMOS interface ⁽²⁾ 8pF external load capacitance f _{IN} = 2.5MHz		27			41.5		mW
Global power-down		10	15		10	15	mW
Standby		105			130		mW

⁽¹⁾ The maximum DRVDD current with CMOS interface depends on the actual load capacitance on the digital output lines. Note that the maximum recommended load capacitance on each digital output line is 10pF.

⁽²⁾ In CMOS mode, the DRVDD current scales with the sampling frequency, the load capacitance on output pins, input frequency, and the supply voltage (see the CMOS Interface Power Dissipation section in the Application Information).



DIGITAL CHARACTERISTICS

Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, and 50% clock duty cycle, unless otherwise noted. Minimum and maximum values are across the full temperature range: $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, AVDD = 1.8V, and DRVDD = 1.8V.


·			ADS4122, AD	S4125, ADS41	42, ADS4145	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DIGITAL INPUTS (RESET, SCLK, SDATA, SEN, O	E)					
High-level input voltage		RESET, SCLK, SDATA, and	1.3			V
Low-level input voltage		SEN support 1.8V and 3.3V CMOS logic levels			0.4	V
High-level input voltage		OE only supports 1.8V CMOS	1.3			V
Low-level input voltage		logic levels			0.4	V
High-level input current: SDATA, SCLK ⁽¹⁾		V _{HIGH} = 1.8V		10		μA
High-level input current: SEN		V _{HIGH} = 1.8V		0		μΑ
Low-level input current: SDATA, SCLK		$V_{LOW} = 0V$		0		μA
Low-level input current: SEN		$V_{LOW} = 0V$		-10		μA
DIGITAL OUTPUTS (CMOS INTERFACE: D0 TO D	13, OVR_S	SDOUT)				
High-level output voltage			DRVDD – 0.1	DRVDD		V
Low-level output voltage				0	0.1	V
DIGITAL OUTPUTS (LVDS INTERFACE: DA0P/M	TO DA13P/	M, DB0P/M TO DB13P/M, CLK	OUTP/M)			
High-level output voltage (2)	V_{ODH}	Standard swing LVDS	270	+350	430	mV
Low-level output voltage (2)	V _{ODL}	Standard swing LVDS	-430	-350	-270	mV
High-level output voltage (2)	V_{ODH}	Low swing LVDS		+200		mV
Low-level output voltage ⁽²⁾	V _{ODL}	Low swing LVDS		-200		mV
Output common-mode voltage	V _{OCM}		0.85	1.05	1.25	V

⁽¹⁾ SDATA and SCLK have an internal $180k\Omega$ pull-down resistor.

⁽²⁾ With an external 100Ω termination.




PIN CONFIGURATION (LVDS MODE)



(1) The PowerPAD is connected to DRGND.

Figure 1. ADS412x LVDS Pinout





(2) The PowerPAD™ is connected to DRGND.

Figure 2. ADS414x LVDS Pinout




www.ti.com

ADS414x, ADS412x Pin Assignments (LVDS Mode)

			-	K PIN ASSIGNMENTS (LVD5 MODE)
PIN NAME	PIN NUMBER	# OF PINS	FUNCTION	DESCRIPTION
AVDD	8, 18, 20, 22, 24, 26	6	1	1.8V analog power supply
AGND	9, 12, 14, 17, 19, 25	6	1	Analog ground
CLKP	10	1	1	Differential clock input, positive
CLKM	11	1	1	Differential clock input, negative
INP	15	1	1	Differential analog input, positive
INM	16	1	I	Differential analog input, negative
VCM	13	1	0	Outputs the common-mode voltage (0.95V) that can be used externally to bias the analog input pins.
RESET	30	1	I	Serial interface RESET input. When using the serial interface mode, the internal registers must initialize through hardware RESET by applying a high pulse on this pin or by using the software reset option; refer to the Serial Interface section. When RESET is tied high, the internal registers are reset to the default values. In this condition, SEN can be used as an analog control pin. RESET has an internal $180 \mathrm{k}\Omega$ pull-down resistor.
SCLK	29	1	1	This pin functions as a serial interface clock input when RESET is low. When RESET is high, SCLK has no function and should be tied to ground. This pin has an internal $180k\Omega$ pull-down resistor.
SDATA	28	1	1	This pin functions as a serial interface data input when RESET is low. When RESET is high, SDATA functions as a STANDBY control pin (see Table 7). This pin has an internal $180k\Omega$ pull-down resistor.
SEN	27	1	1	This pin functions as a serial interface enable input when RESET is low. When RESET is high, SEN has no function and should be tied to AVDD. This pin has an internal 180kΩ pull-up resistor to AVDD.
OE	7	1	1	Output buffer enable input, active high; this pin has an internal 180kΩ pull-up resistor to DRVDD.
DFS	6	1	1	Data format select input. This pin sets the DATA FORMAT (twos complement or offset binary) and the LVDS/CMOS output interface type. See Table 5 for detailed information.
RESERVED	23	1	1	Digital control pin, reserved for future use
CLKOUTP	5	1	0	Differential output clock, true
CLKOUTM	4	1	0	Differential output clock, complement
D0_D1_P	Refer to Figure 1 and Figure 2	1	0	Differential output data D0 and D1 multiplexed, true
D0_D1_M	Refer to Figure 1 and Figure 2	1	0	Differential output data D0 and D1 multiplexed, complement
D2_D3_P	Refer to Figure 1 and Figure 2	1	0	Differential output data D2 and D3 multiplexed, true
D2_D3_M	Refer to Figure 1 and Figure 2	1	0	Differential output data D2 and D3 multiplexed, complement
D4_D5_P	Refer to Figure 1 and Figure 2	1	0	Differential output data D4 and D5 multiplexed, true
D4_D5_M	Refer to Figure 1 and Figure 2	1	0	Differential output data D4 and D5 multiplexed, complement
D6_D7_P	Refer to Figure 1 and Figure 2	1	0	Differential output data D6 and D7 multiplexed, true
D6_D7_M	Refer to Figure 1 and Figure 2	1	0	Differential output data D6 and D7 multiplexed, complement
D8_D9_P	Refer to Figure 1 and Figure 2	1	0	Differential output data D8 and D9 multiplexed, true
D8_D9_M	Refer to Figure 1 and Figure 2	1	0	Differential output data D8 and D9 multiplexed, complement
D10_D11_P	Refer to Figure 1 and Figure 2	1	0	Differential output data D10 and D11 multiplexed, true
D10_D11_M	Refer to Figure 1 and Figure 2	1	0	Differential output data D10 and D11 multiplexed, complement
D12_D13_P	Refer to Figure 1 and Figure 2	1	0	Differential output data D12 and D13 multiplexed, true
D12_D13_M	Refer to Figure 1 and Figure 2	1	0	Differential output data D12 and D13 multiplexed, complement
OVR_SDOUT	3	1	0	This pin functions as an out-of-range indicator after reset, when register bit READOUT = 0, and functions as a serial register readout pin when READOUT = 1.
DRVDD	2, 35	2	1	1.8V digital and output buffer supply
DRGND	1, 36, PAD	2	I	Digital and output buffer ground
NC	Refer to Figure 1 and Figure 2	_	_	Do not connect




PIN CONFIGURATION (CMOS MODE)



(3) The PowerPAD is connected to DRGND.

Figure 3. ADS412x CMOS Pinout





(4) The PowerPAD is connected to DRGND.

Figure 4. ADS414x CMOS Pinout



ADS414x, ADS412x Pin Assignments (CMOS Mode)

				C Pin Assignments (CMOS Mode)				
PIN NAME	PIN NUMBER	# OF PINS	FUNCTION	DESCRIPTION				
AVDD	8, 18, 20, 22, 24, 26	6	1	1.8V analog power supply				
AGND	9, 12, 14, 17, 19, 25	6	1	Analog ground				
CLKP	10	1	1	Differential clock input, positive				
CLKM	11	1	1	Differential clock input, negative				
INP	15	1	1	Differential analog input, positive				
INM	16	1	1	Differential analog input, negative				
VCM	13	1	0	Outputs the common-mode voltage (0.95V) that can be used externally to bias the analog input pins.				
RESET	30	1	I	Serial interface RESET input. When using the serial interface mode, the internal registers must initialize through hardware RESET by applying a high pulse on this pin or by using the software reset option; refer to the Serial Interface section. When RESET is tied high, the internal registers are reset to the default values. In this condition, SEN can be used as an analog control pin. RESET has an internal $180 \mathrm{k}\Omega$ pull-down resistor.				
SCLK	29	1	1	This pin functions as a serial interface clock input when RESET is low. When RESET is high, SCLK has no function and should be tied to ground. This pin has an internal $180 \mathrm{k}\Omega$ pull-down resistor.				
SDATA	28	1	1	This pin functions as a serial interface data input when RESET is low. When RESET is high, SDATA functions as a STANDBY control pin (see Table 7). This pin has an internal $180k\Omega$ pull-down resistor.				
SEN	27	1	1	This pin functions as a serial interface enable input when RESET is low. When RESET is high, SEN has no function and should be tied to AVDD. This pin has an internal $180k\Omega$ pull-up resistor to AVDD.				
OE	7	1	I	Output buffer enable input, active high; this pin has an internal 180kΩ pull-up resistor to DRVDD.				
DFS	6	1	1	Data format select input. This pin sets the DATA FORMAT (twos complement or offset binary) and the LVDS/CMOS output interface type. See Table 5 for detailed information.				
RESERVED	23	1	1	Digital control pin, reserved for future use				
CLKOUT	5	1	0	CMOS output clock				
D0	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D1	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D2	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D3	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D4	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D5	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D6	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D7	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D8	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D9	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D10	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D11	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D12	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
D13	Refer to Figure 3 and Figure 4	1	0	12-bit/14-bit CMOS output data				
OVR_SDOUT	3	1	0	This pin functions as an out-of-range indicator after reset, when register bit READOUT = 0, and functions as a serial register readout pin when READOUT = 1.				
DRVDD	2, 35	2	I	1.8V digital and output buffer supply				
DRGND	1, 36, PAD	2	I	Digital and output buffer ground				
UNUSED	4	1		Unused pin in CMOS mode				
NC	Refer to Figure 3 and Figure 4	_	_	Do not connect				



FUNCTIONAL BLOCK DIAGRAM




Figure 5. ADS412x Block Diagram







Figure 6. ADS414x Block Diagram



TIMING CHARACTERISTICS



(1) With external 100Ω termination.

Figure 7. LVDS Output Voltage Levels

TIMING REQUIREMENTS: LVDS and CMOS Modes(1)

Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, sampling frequency = 125 MSPS, sine wave input clock, C_{LOAD} = 5pF $^{(2)}$, and R_{LOAD} = 100 $\Omega^{(3)}$, unless otherwise noted. Minimum and maximum values are across the full temperature range: T_{MIN} = -40°C to T_{MAX} = +85°C, AVDD = 1.8V, and DRVDD = 1.7V to 1.9V.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
t _A	Aperture delay		0.6	0.8	1.2	ns
	Variation of aperture delay	Between two devices at the same temperature and DRVDD supply		±100		ps
tJ	Aperture jitter			100		f _S rms
	Makaun tima	Time to valid data after coming out of STANDBY mode		5	25	μs
	Wakeup time	Time to valid data after coming out of PDN GLOBAL mode		100	500	μs
		Low-latency mode (default after reset)		10		Clock cycles
	ADC latency ⁽⁴⁾	Low-latency mode disabled (gain enabled, offset correction disabled)		16		Clock cycles
		Low-latency mode disabled (gain and offset correction enabled)		17		Clock cycles
DDR L	VDS MODE ⁽⁵⁾⁽⁶⁾	•			•	
t _{SU}	Data setup time (3)	Data valid ⁽⁷⁾ to zero-crossing of CLKOUTP	2.3	3.0		ns
t _H	Data hold time ⁽³⁾	Zero-crossing of CLKOUTP to data becoming invalid ⁽⁷⁾	0.35	0.60		ns
t _{PDI}	Clock propagation delay	Input clock rising edge cross-over to output clock rising edge cross-over Sampling frequency ≤ 125MSPS	3	4.2	5.4	ns
	Variation of t _{PDI}	Between two devices at the same temperature and DRVDD supply		±0.6		ns

- (1) Timing parameters are ensured by design and characterization but are not production tested.
- (2) C_{LOAD} is the effective external single-ended load capacitance between each output pin and ground.
- (3) R_{LOAD} is the differential load resistance between the LVDS output pair.
- (4) At higher frequencies, t_{PDI} is greater than one clock period and overall latency = ADC latency + 1.
- (5) Measurements are done with a transmission line of 100Ω characteristic impedance between the device and the load. Setup and hold time specifications take into account the effect of jitter on the output data and clock.
- (6) The LVDS timings are unchanged for low latency disabled and enabled.
- (7) Data valid refers to a logic high of +100mV and a logic low of -100mV.



TIMING REQUIREMENTS: LVDS and CMOS Modes⁽¹⁾ (continued)

Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, sampling frequency = 125 MSPS, sine wave input clock, C_{LOAD} = 5pF⁽²⁾, and R_{LOAD} = 100 $\Omega^{(3)}$, unless otherwise noted. Minimum and maximum values are across the full temperature range: T_{MIN} = -40°C to T_{MAX} = +85°C, AVDD = 1.8V, and DRVDD = 1.7V to 1.9V.

F	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
DDR LVDS	MODE (continued)					•
	LVDS bit clock duty cycle	Duty cycle of differential clock, (CLKOUTP – CLKOUTM) Sampling frequency ≤ 125MSPS		48		%
t _{RISE} , t _{FALL}	Data rise time, Data fall time	Rise time measured from –100mV to +100mV Fall time measured from +100mV to –100mV Sampling frequency ≤ 125MSPS		0.14		ns
t _{CLKRISE} , t _{CLKFALL}	Output clock rise time, Output clock fall time	Rise time measured from –100mV to +100mV Fall time measured from +100mV to –100mV Sampling frequency ≤ 125MSPS		0.14		ns
t _{OE}	Output enable (OE) to data delay	Time to valid data after OE becomes active 50		100	ns	
PARALLEI	CMOS MODE(8)					
t _{SETUP}	Data setup time	Data valid ⁽⁹⁾ to 50% of CLKOUT rising edge	3.1	3.7		ns
t _{HOLD}	Data hold time	50% of of CLKOUT rising edge to data becoming invalid (9)	3.2	4.0		ns
t _{PDI}	Clock propagation delay	Input clock rising edge cross-over to 50% of output clock rising edge Sampling frequency ≤ 125MSPS	4	5.5	7	ns
	Output clock duty cycle	Duty cycle of output clock, CLKOUT Sampling frequency ≤ 125MSPS		47		%
t _{RISE} , t _{FALL}	Data rise time, Data fall time	Rise time measured from 20% to 80% of DRVDD Fall time measured from 80% to 20% of DRVDD Sampling frequency ≤ 125MSPS		0.35		ns
t _{CLKRISE} , t _{CLKFALL}	Output clock rise time, Output clock fall time	Rise time measured from 20% to 80% of DRVDD Fall time measured from 80% to 20% of DRVDD Sampling frequency ≤ 125MSPS		0.35		ns
t _{OE}	Output enable (OE) to data delay	Time to valid data after OE becomes active		20	40	ns

⁽⁸⁾ Low latency mode enabled.

⁽⁹⁾ Data valid refers to a logic high of 1.25V and a logic low of 0.54V.



Table 2. LVDS Timing Across Sampling Frequencies


SAMPLING		SETUP TIME (ns)		HOLD TIME (ns)			
FREQUENCY (MSPS)	MIN	TYP	MAX	MIN	TYP	MAX	
65	5.5	6.5		0.35	0.60		
80	4.50	5.20		0.35	0.60		

Table 3. CMOS Timing Across Sampling Frequencies (Low Latency Enabled)

SAMPLING FREQUENCY (MSPS)		TIMING SPECIFIED WITH RESPECT TO OUTPUT CLOCK									
		t _{SETUP} (ns)			t _{HOLD} (ns)			t _{PDI} (ns)			
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
65	6.5	7.5		6.5	7.5		4.0	5.5	7.0		
80	5.4	6.0		5.4	6.0		4.0	5.5	7.0		

Table 4. CMOS Timing Across Sampling Frequencies (Low Latency Disabled)

SAMPLING FREQUENCY (MSPS)	TIMING SPECIFIED WITH RESPECT TO OUTPUT CLOCK									
		t _{SETUP} (ns)			t _{HOLD} (ns)			t _{PDI} (ns)		
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
65	6	7		7	8		4.0	5.5	7.0	
80	4.8	5.5		5.7	6.5		4.0	5.5	7.0	
125	2.5	3.2		3.5	4.3		4.0	5.5	7.0	




⁽¹⁾ ADC latency in low-latency mode. At higher sampling frequencies, t_{DPI} is greater than one clock cycle which then makes the overall latency = ADC latency + 1.

(2) E = Even bits (D0, D2, D4, etc). O = Odd bits (D1, D3, D5, etc).


Figure 8. Latency Diagram





(1) Dn = bits D0, D2, D4, etc. Dn + 1 = Bits D1, D3, D5, etc.

Figure 9. LVDS Mode Timing



Dn = bits D0, D1, D2, etc.

Figure 10. CMOS Mode Timing



DEVICE CONFIGURATION

The ADS412x/4x have several modes that can be configured using a serial programming interface, as described in Table 5, Table 6, and Table 7. In addition, the devices have two dedicated parallel pins for quickly configuring commonly used functions. The parallel pins are DFS (analog 4-level control pin) and OE (digital control pin). The analog control pins can be easily configured using a simple resistor divider (with 10% tolerance resistors).

Table 5. DFS: Analog Control Pin

VOLTAGE APPLIED ON DFS	DESCRIPTION (Data Format/Output Interface)
0, +100mV/–0mV	Twos complement/DDR LVDS
(3/8) AVDD ± 100mV	Twos complement/parallel CMOS
(5/8) AVDD ± 100mV	Offset binary/parallel CMOS
AVDD, +0mV/-100mV	Offset binary/DDR LVDS

Table 6. OE: Digital Control Pin

VOLTAGE APPLIED ON OE	DESCRIPTION
0	Output data buffers disabled
AVDD	Output data buffers enabled

When the serial interface is not used, the SDATA pin can also be used as a digital control pin to place the device in standby mode. To enable this, the RESET pin must be tied high. In this mode, SEN and SCLK do not have any alternative functions. Keep SEN tied high and SCLK tied low on the board.

Table 7. SDATA: Digital Control Pin

VOLTAGE APPLIED ON SDATA	DESCRIPTION
0	Normal operation
Logic high	Device enters standby




Figure 11. Simplified Diagram to Configure DFS Pin



SERIAL INTERFACE

The analog-to-digital converter (ADC) has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDATA (serial interface data) pins. Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA are latched at every falling edge of SCLK when SEN is active (low). The serial data are loaded into the register at every 16th SCLK falling edge when SEN is low. If the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiples of 16-bit words within a single active SEN pulse. The first eight bits form the register address and the remaining eight bits are the register data. The interface can work with SCLK frequency from 20MHz down to very low speeds (a few hertz) and also with non-50% SCLK duty cycle.

Register Initialization

After power-up, the internal registers must be initialized to the default values. This initialization can be accomplished in one of two ways:

- 1. Either through hardware reset by applying a high pulse on RESET pin (of width greater than 10ns), as shown in Figure 12; or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (D7 in register 00h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.




Figure 12. Serial Interface Timing

SERIAL INTERFACE TIMING CHARACTERISTICS

Typical values at $+25^{\circ}$ C, minimum and maximum values across the full temperature range: $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, AVDD = 1.8V, and DRVDD = 1.8V, unless otherwise noted.

	PARAMETER	MIN	TYP	MAX	UNIT
f _{SCLK}	SCLK frequency (equal to 1/t _{SCLK})	> DC		20	MHz
t _{SLOADS}	SEN to SCLK setup time	25			ns
t _{SLOADH}	SCLK to SEN hold time	25			ns
t _{DSU}	SDATA setup time	25			ns
t _{DH}	SDATA hold time	25			ns




Serial Register Readout


The serial register readout function allows the contents of the internal registers to be read back on the OVR_SDOUT pin. This readback may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

After power-up and device reset, the OVR_SDOUT pin functions as an over-range indicator pin by default. When the readout mode is enabled, OVR_SDOUT outputs the contents of the selected register serially:

- 1. Set the READOUT register bit to '1'. This setting puts the device in serial readout mode and disables any further writes to the internal registers **except** the register at address 0. Note that the READOUT bit itself is also located in register 0. The device can exit readout mode by writing READOUT = 0. Only the contents of the register at address 0 cannot be read in the register readout mode.
- 2. Initiate a serial interface cycle specifying the address of the register (A7 to A0) whose content has to be read.
- 3. The device serially outputs the contents (D7 to D0) of the selected register on the OVR SDOUT pin.
- 4. The external controller can latch the contents at the falling edge of SCLK.
- 5. To exit the serial readout mode, the reset register bit READOUT = 0 enables writes into all registers of the device. At this point, the OVR_SDOUT pin becomes an over-range indicator pin.



a) Enable Serial Readout (READOUT = 1)




b) Read Contents of Register 0x43. This Register Has Been Initialized with 0x40 (device is put into global power-down mode).

- (1) The OVR_SDOUT pin finctions as OVR (READOUT = 0).
- (2) The OVR_SDOUT pin finctions as a serial readout (READOUT = 1).

Figure 13. Serial Readout Timing Diagram



RESET TIMING CHARACTERISTICS



NOTE: A high pulse on the RESET pin is required in the serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET must be permanently tied high.

Figure 14. Reset Timing Diagram

RESET TIMING REQUIREMENTS

Typical values at $+25^{\circ}$ C and minimum and maximum values across the full temperature range: $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t ₁	Power-on delay	Delay from power-up of AVDD and DRVDD to RESET pulse active	1			ms
	Booot pulso width	Pulse width of active RESET signal that resets the	10			ns
τ ₂	Reset pulse width	serial registers			1 ⁽¹⁾	μs
t_3		Delay from RESET disable to SEN active	100			ns

⁽¹⁾ The reset pulse is needed only when using the serial interface configuration. If the pulse width is greater than 1µs, the device could enter the parallel configuration mode briefly and then return back to serial interface mode.



SERIAL REGISTER MAP

Table 8 summarizes the functions supported by the serial interface.

Table 8. Serial Interface Register Map⁽¹⁾

REGISTER ADDRESS	DEFAULT VALUE AFTER RESET				REGISTE	ER DATA			
A[7:0] (Hex)	D[7:0] (Hex)	D7	D6	D5	D4	D3	D2	D1	D0
00	00	0	0	0	0	0	0	RESET	READOUT
01	00	LVDS SWING				0	0		
03	00	0	0	0	0	0	0	HIGH PER	RF MODE 1
25	00		G/	AIN		DISABLE GAIN	Т	EST PATTER	NS
26	00	0	0	0	0	0	0	LVDS CLKOUT STRENGTH	LVDS DATA STRENGTH
3D	00	DATA F	FORMAT	EN OFFSET CORR	0	0	0	0	0
3F	00			CL	JSTOM PATTE	RN HIGH D[1:	3:6]		
40	00			CUSTOM PA	TTERN D[5:0]			0	0
41	00	LVDS	CMOS		CLKOUT NGTH	EN CLKOUT RISE	CLKOUT I	RISE POSN	EN CLKOUT FALL
42	00	CLKOUT F	ALL POSN	0	0	DIS LOW LATENCY	STBY	0	0
43	00	0	PDN GLOBAL	0	PDN OBUF	0	0	EN LVD	S SWING
4A	00	0	0	0	0	0	0	0	HIGH PERF MODE 2
BF	00			OFFSET F	PEDESTAL			0	0
CF	00	FREEZE OFFSET CORR	0	OF	FSET CORR 1	TIME CONSTA	NT	0	0
DF	00	0	0	LOW	SPEED	0	0	0	0

⁽¹⁾ Multiple functions in a register can be programmed in a single write operation.

DESCRIPTION OF SERIAL REGISTERS

For best performance, two special mode register bits must be enabled: HI PERF MODE 1 and HI PERF MODE 2.

Register Address 00h (Default = 00h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	RESET	READOUT

Bits[7:2] Always write '0'

Bit 1 RESET: Software reset applied

This bit resets all internal registers to the default values and self-clears to 0 (default = 1).

Bit 0 READOUT: Serial readout

This bit sets the serial readout of the registers.

0 = Serial readout of registers disabled; the OVR_SDOUT pin functions as an over-voltage indicator.

1 = Serial readout enabled; the OVR_SDOUT pin functions as a serial data readout.



Register Address 01h (Default = 00h)

		_		•	•			
7	6	5	4	3	2	1	0	
		LVDS	SWING			0	0	

Bits[7:2] LVDS SWING: LVDS swing programmability⁽¹⁾

000000 = Default LVDS swing; ±350mV with external 100Ω termination

011011 = LVDS swing increases to ±410mV

110010 = LVDS swing increases to ±465mV

010100 = LVDS swing increases to ±570mV

111110 = LVDS swing decreases to ±200mV

001111 = LVDS swing decreases to ±125mV

Bits[1:0] Always write '0'

(1) The EN LVDS SWING register bits must be set to enable LVDS swing control.

Register Address 03h (Default = 00h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	HI PERF	MODE 1

Bits[7:2] Always write '0'

Bits[1:0] HI PERF MODE 1: High performance mode 1

00 = Default performance after reset

01 = Do not use

10 = Do not use

11 = For best performance across sampling clock and input signal frequencies, set the HIGH PERF MODE 1 bits



Register Address 25h (Default = 00h)

7	6	5	4	3	2	1	0
	GA	AIN		DISABLE GAIN		TEST PATTERNS	3

Bits[7:4] GAIN: Gain programmability

These bits set the gain programmability in 0.5dB steps.

 0000 = 0dB gain (default after reset)
 0111 = 3.5dB gain

 0001 = 0.5dB gain
 1000 = 4.0dB gain

 0010 = 1.0dB gain
 1001 = 4.5dB gain

 0011 = 1.5dB gain
 1010 = 5.0dB gain

 0100 = 2.0dB gain
 1011 = 5.5dB gain

 0101 = 2.5dB gain
 1100 = 6dB gain

 0110 = 3.0dB gain
 1100 = 6dB gain

Bit 3 DISABLE GAIN: Gain setting

This bit sets the gain.

0 = Gain enabled; gain is set by the GAIN bits only if low-latency mode is disabled

1 = Gain disabled

Bits[2:0] TEST PATTERNS: Data capture

These bits verify data capture.

000 = Normal operation

001 = Outputs all 0s

010 = Outputs all 1s

011 = Outputs toggle pattern

In the ADS4122/25, output data D[11:0] is an alternating sequence of *010101010101* and *101010101010*.

In the ADS4142/45, output data D[13:0] is an alternating sequence of *01010101010101* and *101010101010*.

100 = Outputs digital ramp

In ADS4122/25, output data increments by one LSB (12-bit) every fourth clock cycle from code 0 to code 4095

In ADS4142/45, output data increments by one LSB (14-bit) every clock cycle from code 0 to code 16383

101 = Output custom pattern (use registers 3Fh and 40h for setting the custom pattern)

110 = Unused

111 = Unused



Register Address 26h (Default = 00h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	LVDS CLKOUT STRENGTH	LVDS DATA STRENGTH

Bits[7:2] Always write '0'

Bit 1 LVDS CLKOUT STRENGTH: LVDS output clock buffer strength

This bit determines the external termination to be used with the LVDS output clock buffer.

 $0 = 100\Omega$ external termination (default strength)

 $1 = 50\Omega$ external termination (2x strength)

Bit 0 LVDS DATA STRENGTH: LVDS data buffer strength

This bit determines the external termination to be used with all of the LVDS data buffers.

 $0 = 100\Omega$ external termination (default strength)

 $1 = 50\Omega$ external termination (2x strength)

Register Address 3Dh (Default = 00h)

7	6	5	4	3	2	1	0
DATA FO	RMAT	EN OFFSET CORR	0	0	0	0	0

Bits[7:6] DATA FORMAT: Data format selection

These bits selects the data format.

00 = The DFS pin controls data format selection

10 = Twos complement

11 = Offset binary

Bit 5 ENABLE OFFSET CORR: Offset correction setting

This bit sets the offset correction.

0 = Offset correction disabled

1 = Offset correction enabled

Bits[4:0] Always write '0'

Register Address 3Fh (Default = 00h)

7	6	5	4	3	2	1	0
CUSTOM	CUSTOM	CUSTOM	CUSTOM	CUSTOM	CUSTOM	CUSTOM	CUSTOM
PATTERN D13	PATTERN D12	PATTERN D11	PATTERN D10	PATTERN D9	PATTERN D8	PATTERN D7	PATTERN D6

Bits[7:0] CUSTOM PATTERN(1)

These bits set the custom pattern.

(1) For the ADS414x, output data bits 13 to 0 are CUSTOM PATTERN D[13:0]. For the ADS412x, output data bits 11 to 0 are CUSTOM PATTERN D[13:2].

Register Address 40h (Default = 00h)

7	6	5	4	3	2	1	0
CUSTOM	CUSTOM	CUSTOM	CUSTOM	CUSTOM	CUSTOM	0	0
PATTERN D5	PATTERN D4	PATTERN D3	PATTERN D2	PATTERN D1	PATTERN D0	U	0

Bits[7:2] CUSTOM PATTERN⁽¹⁾

These bits set the custom pattern.

Bits[1:0] Always write '0'

(1) For the ADS414x, output data bits 13 to 0 are CUSTOM PATTERN D[13:0]. For the ADS412x, output data bits 11 to 0 are CUSTOM PATTERN D[13:2].

www.ti.com

Register Address 41h (Default = 00h)

7	6	5	4	3	2	1	0
LVDS (CMOS	CMOS CLKOL	JT STRENGTH	EN CLKOUT RISE	CLKOUT F	RISE POSN	EN CLKOUT FALL

Bits[7:6] LVDS CMOS: Interface selection

These bits select the interface.

00 = The DFS pin controls the selection of either LVDS or CMOS interface

10 = The DFS pin controls the selection of either LVDS or CMOS interface

01 = DDR LVDS interface

11 = Parallel CMOS interface

Bits[5:4] CMOS CLKOUT STRENGTH

Controls strength of CMOS output clock only.

00 = Maximum strength (recommended and used for specified timings)

01 = Medium strength

10 = Low strength

11 = Very low strength

Bit 3 ENABLE CLKOUT RISE

0 = Disables control of output clock rising edge

1 = Enables control of output clock rising edge

Bits[2:1] CLKOUT RISE POSN: CLKOUT rise control

Controls position of output clock rising edge

LVDS interface:

00 = Default position (timings are specified in this condition)

01 = Setup reduces by 500ps, hold increases by 500ps

10 = Data transition is aligned with rising edge

11 = Setup reduces by 200ps, hold increases by 200ps

CMOS interface:

00 = Default position (timings are specified in this condition)

01 = Setup reduces by 100ps, hold increases by 100ps

10 = Setup reduces by 200ps, hold increases by 200ps

11 = Setup reduces by 1.5ns, hold increases by 1.5ns

Bit 0 ENABLE CLKOUT FALL

0 = Disables control of output clock fall edge

1 = Enables control of output clock fall edge



Register Address 42h (Default = 00h)

7	6	5	4	3	2	1	0
CLKOUT F	ALL CTRL	0	0	DIS LOW LATENCY	STBY	0	0

Bits[7:6] CLKOUT FALL CTRL

Controls position of output clock falling edge

LVDS interface:

00 = Default position (timings are specified in this condition)

01 = Setup reduces by 400ps, hold increases by 400ps

10 = Data transition is aligned with rising edge

11 = Setup reduces by 200ps, hold increases by 200ps

CMOS interface:

00 = Default position (timings are specified in this condition)

01 = Falling edge is advanced by 100ps

10 = Falling edge is advanced by 200ps

11 = Falling edge is advanced by 1.5ns

Bits[5:4] Always write '0'

Bit 3 DIS LOW LATENCY: Disable low latency

This bit disables low-latency mode,

0 = Low-latency mode is enabled. Digital functions such as gain, test patterns and offset correction are disabled

1 = Low-latency mode is disabled. This setting enables the digital functions. See the *Digital Functions and Low Latency Mode* section.

Bit 2 STBY: Standby mode

This bit sets the standby mode.

0 = Normal operation

1 = Only the ADC and output buffers are powered down; internal reference is active; wake-up time from standby is fast

Bits[1:0] Always write '0'



SBAS520A - FEBRUARY 2011 - REVISED MARCH 2011

Register Address 43h (Default = 00h)

7	6	5	4	3	2	1	0
0	PDN GLOBAL	0	PDN OBUF	0	0	EN LVD	S SWING

Bit 0 Always write '0'

STRUMENTS

Bit 6 PDN GLOBAL: Power-down

This bit sets the state of operation.

0 = Normal operation

1 = Total power down; the ADC, internal references, and output buffers are powered down; slow wake-up time.

Bit 5 Always write '0'

Bit 4 PDN OBUF: Power-down output buffer

This bit set the output data and clock pins.

0 = Output data and clock pins enabled

1 = Output data and clock pins powered down and put in high- impedance state

Bits[3:2] Always write '0'

Bits[1:0] EN LVDS SWING: LVDS swing control

00 = LVDS swing control using LVDS SWING register bits is disabled

01 = Do not use

10 = Do not use

11 = LVDS swing control using LVDS SWING register bits is enabled

Register Address 4Ah (Default = 00h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	HI PERF MODE 2

Bits[7:1] Always write '0'

Bit[0] HI PERF MODE 2: High performance mode 2

This bit is recommended for high input signal frequencies greater than 230MHz.

0 = Default performance after reset

1 = For best performance with high-frequency input signals, set the HIGH PERF MODE 2 bit



Register Address BFh (Default = 00h)

7	6	5	4	3	2	1	0
		OFFSET F	PEDESTAL			0	0

Bits[7:2] OFFSET PEDESTAL

These bits set the offset pedestal.

When the offset correction is enabled, the final converged value after the offset is corrected is the ADC mid-code value. A pedestal can be added to the final converged value by programming these bits.

ADS414x VAL	JE PEDESTA	L
011111	31LSB	
011110	30LSB	
011101	29LSB	
_	_	
000000	0LSB	
	-	
111111	–1LSB	
111110	–2LSB	
_	-	
100000	–32LSB	

Bits[1:0] Always write '0'





www.ti.com

Register Address CFh (Default = 00h)

7	6	5	4	3	2	1	0	
FREEZE OFFSET CORR	0		OFFSET CORR	TIME CONSTANT		0	0	

Bit 7 FREEZE OFFSET CORR

This bit sets the freeze offset correction.

0 = Estimation of offset correction is not frozen (bit EN OFFSET CORR must be set)

1 = Estimation of offset correction is frozen (bit EN OFFSET CORR must be set). When frozen, the last estimated value is used for offset correction every clock cycle. See the *Offset Correction* section.

Bit 6 Always write '0'

Bits[5:2] OFFSET CORR TIME CONSTANT

These bits set the offset correction time constant for the correction loop time constant in number of clock cycles.

VALUE	TIME CONSTANT (Number of Clock Cycles)
0000	1M
0001	2M
0010	4M
0011	8M
0100	16M
0101	32M
0110	64M
0111	128M
1000	256M
1001	512M
1010	1G
1011	2G

Bits[1:0] Always write '0'

Register Address DFh (Default = 00h)

7	6	5	4	3	2	1	0
0	0	LOW SPEED		0	0	0	0

Bits[7:6] Always write '0'

Bits[5:4] LOW SPEED: Low-speed mode

For the ADS4122/42, the low-speed mode is enabled by default after reset.

00, 01, 10, 11 = Do not use

For the ADS4125/55 only:

00, 01, 10 = Low-speed mode disabled (default state after reset); this setting is recommended for sampling rates greater than 80MSPS.


11 = Low-speed mode enabled; this setting is recommended for sampling rates less than or equal to 80MSPS.

Bits[3:0] Always write '0'



TYPICAL CHARACTERISTICS: ADS4122

At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.



FFT FOR 170MHz INPUT SIGNAL





Figure 16.



FFT FOR TWO-TONE INPUT SIGNAL




Figure 18.



TYPICAL CHARACTERISTICS: ADS4122 (continued)

At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SFDR (dBc)

SFDR (dBc)

FFT FOR TWO-TONE INPUT SIGNAL




Figure 19.




Figure 20.

SNR vs INPUT FREQUENCY




Figure 21.

SFDR ACROSS GAIN AND INPUT FREQUENCY




Figure 22.



TYPICAL CHARACTERISTICS: ADS4122 (continued)

At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SFDR (dBc, dBFS)

SFDR (dBc)




Figure 23.

PERFORMANCE ACROSS INPUT AMPLITUDE (Single Tone)




Figure 24.

PERFORMANCE ACROSS INPUT AMPLITUDE (Single Tone)




Figure 25.

PERFORMANCE vs INPUT COMMON-MODE VOLTAGE




Figure 26.



At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SNR (dBFS)

SFDR ACROSS TEMPERATURE vs AVDD SUPPLY




Figure 27.

SNR ACROSS TEMPERATURE vs AVDD SUPPLY




Figure 28.

PERFORMANCE ACROSS DRVDD SUPPLY VOLTAGE




Figure 29.

PERFORMANCE ACROSS INPUT CLOCK AMPLITUDE





Figure 30.



At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

THD (dBc)

PERFORMANCE ACROSS INPUT CLOCK AMPLITUDE



PERFORMANCE ACROSS INPUT CLOCK DUTY CYCLE





Figure 32.



TYPICAL CHARACTERISTICS: ADS4125

At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.



FFT FOR 170MHz INPUT SIGNAL





Figure 34.



FFT FOR TWO-TONE INPUT SIGNAL




Figure 36.



At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SFDR (dBc)

SFDR (dBc)






Figure 37.




Figure 38.

SNR vs INPUT FREQUENCY





Figure 39.






Figure 40.

68.5



TYPICAL CHARACTERISTICS: ADS4125 (continued)

At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SFDR (dBc, dBFS)

SFDR (dBc)

-45 -40 -35 -30 -25 -20 -15 -10




Figure 41.

PERFORMANCE ACROSS INPUT AMPLITUDE (Single Tone) 120 74 SFDR (dBFS) SFDR (dBc) Input Frequency = 40MHz 110 73.5 SNR 100 73 90 72.5 72 80 SNR (dBFS) 71.5 70 60 71 70.5 50 40 70 69.5 30 69 20

Figure 42.

Amplitude (dBFS)

PERFORMANCE ACROSS INPUT AMPLITUDE (Single Tone)




Figure 43.

PERFORMANCE vs INPUT COMMON-MODE VOLTAGE




Figure 44.



At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SNR (dBFS)

SFDR ACROSS TEMPERATURE vs AVDD SUPPLY




Figure 45.

SNR ACROSS TEMPERATURE vs AVDD SUPPLY




Figure 46.

PERFORMANCE ACROSS DRVDD SUPPLY VOLTAGE




Figure 47.

PERFORMANCE ACROSS INPUT CLOCK AMPLITUDE




Figure 48.



At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

PERFORMANCE ACROSS INPUT CLOCK AMPLITUDE




Figure 49.

SNR ACROSS INPUT CLOCK DUTY CYCLE






Figure 50.



TYPICAL CHARACTERISTICS: ADS4142

At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.










Figure 52.




Figure 54.



At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SFDR (dBc)

SFDR (dBc)

78

FFT FOR TWO-TONE INPUT SIGNAL




Figure 55.




Figure 56.

SFDR ACROSS GAIN AND INPUT FREQUENCY

SNR vs INPUT FREQUENCY





Figure 57.



74 70 66 62 58 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5


Gain (dB) Figure 58.



At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SFDR (dBc, dBFS)

SFDR (dBc)



PERFORMANCE ACROSS INPUT AMPLITUDE (Single Tone)




Figure 59.

Figure 60.

PERFORMANCE ACROSS INPUT AMPLITUDE (Single Tone)




Figure 61.

PERFORMANCE vs INPUT COMMON-MODE VOLTAGE




Figure 62.



At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SNR (dBFS)

SFDR ACROSS TEMPERATURE vs AVDD SUPPLY




Figure 63.

SNR ACROSS TEMPERATURE vs AVDD SUPPLY




Figure 64.

PERFORMANCE ACROSS DRVDD SUPPLY VOLTAGE





Figure 65.


PERFORMANCE ACROSS INPUT CLOCK AMPLITUDE



rigule 66.



At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.



PERFORMANCE ACROSS INPUT CLOCK DUTY CYCLE




Figure 68.



Differential Clock Amplitude (VPP) Figure 67.





Figure 69.







Figure 70.

Code Occurrence (%)



TYPICAL CHARACTERISTICS: ADS4145

At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.



FFT FOR 170MHz INPUT SIGNAL






Figure 72.





FFT FOR TWO-TONE INPUT SIGNAL




Figure 74.



At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.






Figure 75.




Figure 76.

SNR vs INPUT FREQUENCY




Figure 77.






Figure 78.

SFDR (dBc)



At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SFDR (dBc, dBFS)

SFDR (dBc)




Figure 79.

(Single Tone) 120 76.5 SFDR (dBFS) SFDR (dBc) Input Frequency = 40MHz 76 SNR 75.5 75

PERFORMANCE ACROSS INPUT AMPLITUDE




Figure 80.

PERFORMANCE ACROSS INPUT AMPLITUDE (Single Tone)




Figure 81.

PERFORMANCE vs INPUT COMMON-MODE VOLTAGE




Figure 82.



At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SNR (dBFS)

SFDR ACROSS TEMPERATURE vs AVDD SUPPLY




Figure 83.

SNR ACROSS TEMPERATURE vs AVDD SUPPLY




Figure 84.

PERFORMANCE ACROSS DRVDD SUPPLY VOLTAGE




Figure 85.

PERFORMANCE ACROSS INPUT CLOCK AMPLITUDE




Figure 86.



At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

PERFORMANCE ACROSS INPUT CLOCK AMPLITUDE





Figure 87.



SNR ACROSS INPUT CLOCK DUTY CYCLE

OUTPUT NOISE HISTOGRAM (with Inputs Shorted to VCM)




Figure 89.




Figure 90.

130

30

25


45



TYPICAL CHARACTERISTICS: COMMON

At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

PSRR (dB)








Figure 92.






Figure 93.

65

Sampling Frequency (MSPS)

85

105

125

DRVDD CURRENT vs SAMPLE RATE





Figure 94.




TYPICAL CHARACTERISTICS: CONTOUR

At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

SFDR ACROSS INPUT AND SAMPLING FREQUENCIES (0dB Gain)










TYPICAL CHARACTERISTICS: CONTOUR (continued)

At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.





ADS414x: SNR ACROSS INPUT AND SAMPLING FREQUENCIES (6dB Gain)






TYPICAL CHARACTERISTICS: CONTOUR (continued)

At $+25^{\circ}$ C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V_{PP} differential clock amplitude, 50% clock duty cycle, -1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.

ADS412x SNR ACROSS INPUT AND SAMPLING FREQUENCIES (0dB Gain)



ADS412x SNR ACROSS INPUT AND SAMPLING FREQUENCIES (6dB Gain)




Figure 100.



APPLICATION INFORMATION

THEORY OF OPERATION

The ADS412x/4x are lower sampling speed members of the ADS41xx family of ultralow power analog-to-digital converters (ADCs). The conversion process is initiated by a rising edge of the external input clock and the analog input signal is sampled. The sampled signal is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. At every clock edge the sample propagates through the pipeline, resulting in a data latency of 10 clock cycles. The output is available as 14-bit data or 12-bit data, in DDR LVDS mode or CMOS mode, and coded in either straight offset binary or binary twos complement format.

ANALOG INPUT

The analog input consists of a switched-capacitor-based, differential, sample-and-hold architecture. This differential topology results in very good ac performance even for high input frequencies at high sampling rates. The INP and INM pins must be externally biased around a common-mode voltage of 0.95V, available on the VCM pin. For a full-scale differential input, each input INP and INM pin must swing symmetrically between (VCM + 0.5V) and (VCM - 0.5V), resulting in a $2V_{PP}$ differential input swing. The input sampling circuit has a high 3dB bandwidth that extends up to 550MHz (measured from the input pins to the sampled voltage). Figure 101 shows an equivalent circuit for the analog input.




Figure 101. Analog Input Equivalent Circuit

Drive Circuit Requirements

For optimum performance, the analog inputs must be driven differentially. This technique improves the common-mode noise immunity and even-order harmonic rejection. A 5Ω to 15Ω resistor in series with each input pin is recommended to damp out ringing caused by package parasitics. It is also necessary to present low impedance (less than 50Ω) for the common-mode switching currents. This impedance can be achieved by using two resistors from each input terminated to the common-mode voltage (VCM).

Note that the device includes an internal R-C filter from each input to ground. The purpose of this filter is to absorb the glitches caused by the opening and closing of the sampling capacitors. The cutoff frequency of the R-C filter involves a trade-off. A lower cutoff frequency (larger C) absorbs glitches better, but also reduces the input bandwidth and the maximum input frequency that can be supported. On the other hand, with no internal R-C filter, high input frequency can be supported but now the sampling glitches must be supplied by the external driving circuit. The inductance of the package bond wires limits the ability of the external driving circuit to support the sampling glitches.



In the ADS412x/4x, the R-C component values have been optimized while supporting high input bandwidth (550MHz). However, in applications where very high input frequency support is not required, filtering of the glitches can be improved further with an external R-C-R filter; see Figure 104 and Figure 105).

In addition, the drive circuit may have to be designed to provide a low insertion loss over the desired frequency range and matched impedance to the source. While designing the drive circuit, the ADC impedance must be considered. Figure 102 and Figure 103 show the impedance ($Z_{IN} = R_{IN} \parallel C_{IN}$) looking into the ADC input pins.




Figure 102. ADC Analog Input Resistance (R_{IN}) Across Frequency




Figure 103. ADC Analog Input Capacitance (C_{IN}) Across Frequency



Driving Circuit

Two example driving circuit configurations are shown in Figure 104 and Figure 105—one optimized for low bandwidth (tlow input frequencies) and the other one for high bandwidth to support higher input frequencies. In Figure 104, an external R-C-R filter with 3.3pF is used to help absorb sampling glitches. The R-C-R filter limits the bandwidth of the drive circuit, making it suitable for low input frequencies (up to 250MHz). Transformers such as ADT1-1WT or WBC1-1 can be used up to 250MHz.

For higher input frequencies, the R-C-R filter can be dropped. Together with the lower series resistors (5 Ω to 10 Ω), this drive circuit provides higher bandwidth to support frequencies up to 500MHz (as shown in Figure 105). A transmission line transformer such as ADTL2-18 can be used.

Note that both the drive circuits have been terminated by 50Ω near the ADC side. The termination is accomplished by a 25Ω resistor from each input to the 0.95V common-mode (VCM) from the device. This termination allows the analog inputs to be biased around the required common-mode voltage.




Figure 104. Drive Circuit with Low Bandwidth (for Low Input Frequencies)




Figure 105. Drive Circuit with High Bandwidth (for High Input Frequencies)



The mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch and good performance is obtained for high-frequency input signals. An additional termination resistor pair may be required between the two transformers, as shown in Figure 104 and Figure 105. The center point of this termination is connected to ground to improve the balance between the P (positive) and M (negative) sides. The values of the terminations between the transformers and on the secondary side must be chosen to obtain an effective 50Ω (for a 50Ω source impedance).

Figure 104 and Figure 105 use 1:1 transformers with a 50Ω source. As explained in the *Drive Circuit Requirements* section, this architecture helps to present a low source impedance to absorb sampling glitches. With a 1:4 transformer, the source impedance is 200Ω . The higher source impedance is unable to absorb the sampling glitches effectively and can lead to degradation in performance (compared to using 1:1 transformers).

In almost all cases, either a bandpass or low-pass filter is needed to obtain the desired dynamic performance, as shown in Figure 106. Such a filter presents low source impedance at the high frequencies corresponding to the sampling glitch and helps avoid the performance loss with the high source impedance.




Figure 106. Drive Circuit with 1:4 Transformer


Input Common-Mode

To ensure a low-noise, common-mode reference, the VCM pin is filtered with a 0.1µF low-inductance capacitor connected to ground. The VCM pin is designed to directly drive the ADC inputs. Each ADC input pin sinks a common-mode current of approximately 0.6µA per MSPS of clock frequency.



CLOCK INPUT

The ADS412x/4x clock inputs can be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to VCM using internal $5k\Omega$ resistors. This setting allows the use of transformer-coupled drive circuits for sine-wave clock or ac-coupling for LVPECL and LVDS clock sources. Figure 107 shows an equivalent circuit for the input clock.



NOTE: C_{EQ} is 1pF to 3pF and is the equivalent input capacitance of the clock buffer.

Figure 107. Input Clock Equivalent Circuit

A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a $0.1\mu F$ capacitor, as shown in Figure 108. For best performance, the clock inputs must be driven differentially, reducing susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input. Figure 109 shows a differential circuit.




Figure 108. Single-Ended Clock Driving Circuit




Figure 109. Differential Clock Driving Circuit



DIGITAL FUNCTIONS AND LOW LATENCY MODE

The device has several useful digital functions such as test patterns, gain, and offset correction. All of these functions require extra clock cycles for operation and increase the overall latency and power of the device. Alternately, the device has a low-latency mode in which the raw ADC output is routed to the output data pins with a latency of 10 clock cycles. In this mode, the digital functions are bypassed. Figure 110 shows more details of the processing after the ADC.

The device is in low-latency mode after reset. In order to use any of the digital functions, the low-latency mode must first be disabled by setting the DIS LOW LATENCY register bit to '1'. After this, the respective register bits must be programmed as described in the following sections and in the *Serial Register Map* section.




Figure 110. Digital Processing Block Diagram

GAIN FOR SFDR/SNR TRADE-OFF

The ADS412x/4x include gain settings that can be used to improve SFDR performance. The gain is programmable from 0dB to 6dB (in 0.5dB steps) using the GAIN register bits. For each gain setting, the analog input full-scale range scales proportionally, as shown in Table 9.

The SFDR improvement is achieved at the expense of SNR; for each gain setting, the SNR degrades approximately between 0.5dB and 1dB. The SNR degradation is reduced at high input frequencies. As a result, the gain is very useful at high input frequencies because the SFDR improvement is significant with marginal degradation in SNR. Therefore, the gain can be used to trade-off between SFDR and SNR.

After a reset, the device is in low-latency mode and gain function is disabled. To use gain:

- First, disable the low-latency mode (DIS LOW LATENCY = 1).
- This setting enables the gain and puts the device in a 0dB gain mode.
- For other gain settings, program the GAIN bits.

Table 9. Full-Scale Range Across Gains

GAIN (dB)	TYPE	FULL-SCALE (V _{PP})				
0	Default after reset	2				
1	Programmable	1.78				
2	Programmable	1.59				
3	Programmable	1.42				
4	Programmable	1.26				
5	Programmable	1.12				
6	Programmable	1.00				



OFFSET CORRECTION

The ADS412x/4x has an internal offset corretion algorithm that estimates and corrects dc offset up to ±10mV. The correction can be enabled using the EN OFFSET CORR serial register bit. Once enabled, the algorithm estimates the channel offset and applies the correction every clock cycle. The time constant of the correction loop is a function of the sampling clock frequency. The time constant can be controlled using the OFFSET CORR TIME CONSTANT register bits, as described in Table 10.

Table 10. Time Constant of Offset Correction Loop

OFFSET CORR TIME CONSTANT	TIME CONSTANT, TC _{CLK} (Number of Clock Cycles)	TIME CONSTANT, TC _{CLK} × 1/f _S (sec) ⁽¹⁾			
0000	1M	8ms			
0001	2M	16ms			
0010	4M	33.4ms			
0011	8M	67ms			
0100	16M	134ms			
0101	32M	268ms			
0110	64M	537ms			
0111	128M	1.08s			
1000	256M	2.15s			
1001	512M	4.3s			
1010	1G	8.6s			
1011	2G	17.2s			
1100	Reserved	_			
1101	Reserved	-			
1110	Reserved				
1111	Reserved	-			

⁽¹⁾ Sampling frequency, $f_S = 125MSPS$.

After the offset is estimated, the correction can be frozen by setting FREEZE OFFSET CORR = 1. Once frozen, the last estimated value is used for the offset correction of every clock cycle. Note that offset correction is disabled by a default after reset.

After a reset, the device is in low-latency mode and offset correction is disabled. To use offset correction:

- First, disable the low-latency mode (DIS LOW LATENCY = 1).
- Then set EN OFFSET CORR to '1' and program the required time constant.

Figure 111 shows the time response of the offset correction algorithm after it is enabled.




Figure 111. Time Response of Offset Correction



www.ti.com

POWER DOWN

The ADS412x/4x has three power-down modes: power-down global, standby, and output buffer disable.

Power-Down Global

In this mode, the entire chip (including the ADC, internal reference, and the output buffers) are powered down, resulting in reduced total power dissipation of about 10mW. The output buffers are in a high-impedance state. The wake-up time from the global power-down to data becoming valid in normal mode is typically 100µs. To enter the global power-down mode, set the PDN GLOBAL register bit.

Standby

In this mode, only the ADC is powered down and the internal references are active, resulting in a fast wake-up time of 5µs. The total power dissipation in standby mode is approximately 130mW at 125MSPS. To enter the standby mode, set the STBY register bit.

Output Buffer Disable

The output buffers can be disabled and put in a high-impedance state; wakeup time from this mode is fast, approximately 100ns. This can be controlled using the PDN OBUF register bit or using the OE pin.

Input Clock Stop

In addition, the converter enters a low-power mode when the input clock frequency falls below 1MSPS. The power dissipation is approximately 80mW.

POWER-SUPPLY SEQUENCE

During power-up, the AVDD and DRVDD supplies can come up in any sequence. The two supplies are separated in the device. Externally, they can be driven from separate supplies or from a single supply.



DIGITAL OUTPUT INFORMATION

The ADS412x/4x provide either 14-bit data or 12-bit data, respectively, and an output clock synchronized with the data.

Output Interface

Two output interface options are available: double data rate (DDR) LVDS and parallel CMOS. They can be selected using the LVDS CMOS serial interface register bit or using the DFS pin.

DDR LVDS Outputs

In this mode, the data bits and clock are output using low voltage differential signal (LVDS) levels. Two data bits are multiplexed and output on each LVDS differential pair, as shown in Figure 112 and Figure 113.




Figure 112. ADS412x LVDS Data Outputs




Figure 113. ADS414x LVDS Data Outputs



Even data bits (D0, D2, D4, etc.) are output at the falling edge of CLKOUTP and the odd data bits (D1, D3, D5, etc.) are output at the rising edge of CLKOUTP. Both the rising and falling edges of CLKOUTP must be used to capture all 14 data bits, as shown in Figure 114.




Figure 114. DDR LVDS Interface




LVDS Output Data and Clock Buffers

The equivalent circuit of each LVDS output buffer is shown in Figure 115. After reset, the buffer presents an output impedance of 100Ω to match with the external 100Ω termination.

The V_{DIFF} voltage is nominally 350mV, resulting in an output swing of ±350mV with 100 Ω external termination. The V_{DIFF} voltage is programmable using the LVDS SWING register bits from ±125mV to ±570mV.

Additionally, a mode exists to double the strength of the LVDS buffer to support 50Ω differential termination. This mode can be used when the output LVDS signal is routed to two separate receiver chips, each using a 100Ω termination. The mode can be enabled using the LVDS DATA STRENGTH and LVDS CLKOUT STRENGTH register bits for data and output clock buffers, respectively.

The buffer output impedance behaves in the same way as a source-side series termination. By absorbing reflections from the receiver end, it helps to improve signal integrity.



NOTE: Use the default buffer strength to match 100Ω external termination ($R_{OUT} = 100\Omega$). To match with a 50Ω external termination, set the LVDS STRENGTH bit ($R_{OUT} = 50\Omega$).

Figure 115. LVDS Buffer Equivalent Circuit



Parallel CMOS Interface

In CMOS mode, each data bit is output on a separate pin as the CMOS voltage level, for every clock cycle. The rising edge of the output clock CLKOUT can be used to latch data in the receiver. Figure 116 depicts the CMOS output interface.

Switching noise (caused by CMOS output data transitions) can couple into the analog inputs and degrade SNR. The coupling and SNR degradation increases as the output buffer drive is made stronger. To minimize this degradation, the CMOS output buffers are designed with controlled drive strength. The default drive strength ensures a wide data stable window. It is recommended to use short traces (one to two inches or 2,54cm to 5,08cm) terminated with less than 5pF load capacitance, as shown in Figure 117.




Figure 116. CMOS Output Interface






Figure 117. Using the CMOS Data Outputs

CMOS Interface Power Dissipation

With CMOS outputs, the DRVDD current scales with the sampling frequency and the load capacitance on every output pin. The maximum DRVDD current occurs when each output bit toggles between '0' and '1' every clock cycle. In actual applications, this condition is unlikely to occur. The actual DRVDD current would be determined by the average number of output bits switching, which is a function of the sampling frequency and the nature of the analog input signal.

Digital Current as a Result of CMOS Output Switching = $C_L \times DRVDD \times (N \times f_{AVG})$

where:

 C_1 = load capacitance,

 $N \times F_{AVG}$ = average number of output bits switching. (1)

Figure 94 details the current across sampling frequencies at 2 MHz analog input frequency.

www.ti.com

Input Over-Voltage Indication (OVR Pin)

The device has an OVR pin that provides information about analog input overload. At any clock cycle, if the sampled input voltage exceeds the positive or negative full-scale range, the OVR pin goes high. The OVR remains high as long as the overload condition persists. The OVR pin is a CMOS output buffer (running off DRVDD supply), independent of the type of output data interface (DDR LVDS or CMOS).

For a positive overload, the D[13:0] output data bits are 3FFFh in offset binary output format and 1FFFh in twos complement output format. For a negative input overload, the output code is 0000h in offset binary output format and 2000h in twos complement output format.

Output Data Format

Two output data formats are supported: twos complement and offset binary. Each mode can be selected using the DATA FORMAT serial interface register bit or controlling the DFS pin in parallel configuration mode. In the event of an input voltage overdrive, the digital outputs go to the appropriate full-scale level.

BOARD DESIGN CONSIDERATIONS

Grounding

A single ground plane is sufficient to give good performance, provided the analog, digital, and clock sections of the board are cleanly partitioned. See the *ADS414x*, *ADS412x EVM User Guide* (SLWU067) for details on layout and grounding.

Supply Decoupling

Because the ADS412x/4x already include internal decoupling, minimal external decoupling can be used without loss in performance. Note that decoupling capacitors can help filter external power-supply noise, so the optimum number of capacitors depends on the actual application. The decoupling capacitors should be placed very close to the converter supply pins.

Exposed Pad

In addition to providing a path for heat dissipation, the PowerPAD is also electrically internally connected to the digital ground. Therefore, it is necessary to solder the exposed pad to the ground plane for best thermal and electrical performance. For detailed information, see application notes *QFN Layout Guidelines* (SLOA122) and *QFN/SON PCB Attachment* (SLUA271), both available for download at the TI web site (www.ti.com).



DEFINITION OF SPECIFICATIONS

Analog Bandwidth – The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low-frequency value.

Aperture Delay – The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay is different across channels. The maximum variation is specified as aperture delay variation (channel-to-channel).

Aperture Uncertainty (Jitter) - The sample-to-sample variation in aperture delay.

Clock Pulse Width/Duty Cycle – The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

Maximum Conversion Rate – The maximum sampling rate at which specified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate – The minimum sampling rate at which the ADC functions.

Differential Nonlinearity (DNL) – An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

Integral Nonlinearity (INL) – The INL is the deviation of the ADC transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

Gain Error – Gain error is the deviation of the ADC actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error as a result of reference inaccuracy and error as a result of the channel. Both errors are specified independently as E_{GREF} and E_{GCHAN} .

To a first-order approximation, the total gain error is $E_{TOTAL} \sim E_{GREF} + E_{GCHAN}$.

For example, if $E_{TOTAL} = \pm 0.5\%$, the full-scale input varies from $(1 - 0.5/100) \times FS_{ideal}$ to $(1 + 0.5/100) \times FS_{ideal}$

Offset Error – The offset error is the difference, given in number of LSBs, between the ADC actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into millivolts.

Temperature Drift – The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from T_{MIN} to T_{MAX} . It is calculated by dividing the maximum deviation of the parameter across the T_{MIN} to T_{MAX} range by the difference $T_{MAX} - T_{MIN}$.

Signal-to-Noise Ratio – SNR is the ratio of the power of the fundamental (P_S) to the noise floor power (P_N) , excluding the power at dc and the first nine harmonics.

$$SNR = 10Log^{10} \frac{P_S}{P_N}$$
 (2)

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

Signal-to-Noise and Distortion (SINAD) – SINAD is the ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D), but excluding dc.

$$SINAD = 10Log^{10} \frac{P_S}{P_N + P_D}$$
(3)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.



Effective Number of Bits (ENOB) – ENOB is a measure of the converter performance as compared to the theoretical limit based on quantization noise.

$$\mathsf{ENOB} = \frac{\mathsf{SINAD} - 1.76}{6.02} \tag{4}$$

Total Harmonic Distortion (THD) – THD is the ratio of the power of the fundamental (P_S) to the power of the first nine harmonics (P_D) .

$$THD = 10Log^{10} \frac{P_S}{P_N}$$
 (5)

THD is typically given in units of dBc (dB to carrier).

Spurious-Free Dynamic Range (SFDR) – The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

Two-Tone Intermodulation Distortion – IMD3 is the ratio of the power of the fundamental (at frequencies f_1 and f_2) to the power of the worst spectral component at either frequency $2f_1 - f_2$ or $2f_2 - f_1$. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

DC Power-Supply Rejection Ratio (DC PSRR) – DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The dc PSRR is typically given in units of mV/V.

AC Power-Supply Rejection Ratio (AC PSRR) – AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If ΔV_{SUP} is the change in supply voltage and ΔV_{OUT} is the resultant change of the ADC output code (referred to the input), then:

PSRR =
$$20Log^{10} \frac{\Delta V_{OUT}}{\Delta V_{SUP}}$$
 (Expressed in dBc) (6)

Voltage Overload Recovery – The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This is tested by separately applying a sine wave signal with 6dB positive and negative overload. The deviation of the first few samples after the overload (from the expected values) is noted.

Common-Mode Rejection Ratio (CMRR) – CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If ΔV_{CM_IN} is the change in the common-mode voltage of the input pins and ΔV_{OUT} is the resulting change of the ADC output code (referred to the input), then:

CMRR =
$$20\text{Log}^{10} \frac{\Delta V_{OUT}}{\Delta V_{CM}}$$
 (Expressed in dBc) (7)

Crosstalk (only for multi-channel ADCs) – This is a measure of the internal coupling of a signal from an adjacent channel into the channel of interest. It is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from channel across the package (far-channel). It is usually measured by applying a full-scale signal in the adjacent channel. Crosstalk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. It is typically expressed in dBc.





www.ti.com 24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
ADS4122IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ4122	Samples
ADS4122IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ4122	Samples
ADS4125IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ4125	Samples
ADS4125IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ4125	Samples
ADS4142IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ4142	Samples
ADS4142IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ4142	Samples
ADS4145IRGZ25	ACTIVE	VQFN	RGZ	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ4145	Samples
ADS4145IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ4145	Samples
ADS4145IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ4145	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

24-Jan-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS4122IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS4122IRGZT	VQFN	RGZ	48	250	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS4125IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS4125IRGZT	VQFN	RGZ	48	250	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS4142IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS4142IRGZT	VQFN	RGZ	48	250	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS4145IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS4145IRGZT	VQFN	RGZ	48	250	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

www.ti.com 26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS4122IRGZR	VQFN	RGZ	48	2500	336.6	336.6	28.6
ADS4122IRGZT	VQFN	RGZ	48	250	336.6	336.6	28.6
ADS4125IRGZR	VQFN	RGZ	48	2500	336.6	336.6	28.6
ADS4125IRGZT	VQFN	RGZ	48	250	336.6	336.6	28.6
ADS4142IRGZR	VQFN	RGZ	48	2500	336.6	336.6	28.6
ADS4142IRGZT	VQFN	RGZ	48	250	336.6	336.6	28.6
ADS4145IRGZR	VQFN	RGZ	48	2500	336.6	336.6	28.6
ADS4145IRGZT	VQFN	RGZ	48	250	336.6	336.6	28.6



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



4206354-5/R 08/11

RGZ (S-PVQFN-N48)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов:
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: <u>org@eplast1.ru</u>

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.