

General Description

The MAX14721–MAX14723 adjustable overvoltage, undervoltage, and overcurrent protection devices guard systems against overcurrent faults in addition to positive overvoltage and reverse-voltage faults. When used with an optional external p-channel MOSFET, the devices also protect downstream circuitry from voltage faults up to $\pm 60\text{V}$. The MAX14721–MAX14723 feature a low, $76\text{m}\Omega$, on-resistance integrated FET.

During startup, the devices are designed to charge large capacitances on the output in a continuous mode for applications where large reservoir capacitors are used on the inputs to downstream devices. Additionally, the MAX14721–MAX14723 feature a dual-stage, current-limit mode in which the current is continuously limited to 1x, 1.5x, and 2x the programmed limit, respectively, for a short time after startup. This enables faster charging of large loads during startup.

The MAX14721–MAX14723 also feature reverse-current and overtemperature protection. The devices are available in a 20-pin (5mm x 5mm) TQFN package and operate over a -40°C to 125°C temperature range.

Applications


- Industrial Power Systems
- Control and Automation
- Motion System Drives
- Human Machine Interfaces
- High-Power Applications

Features and Benefits

- Robust, High-Power Protection Reduces System Downtime
 - Wide Input Range: +5.5V to +58V
 - Thermal Foldback Current-Limit Protection
 - Negative Input Tolerance to -60V with External pFET
 - Low 76m Ω (typ) R_{ON}
 - Reverse Current-Blocking Protection with External pFET
- Enables Safer Startup By Preventing Overheating of FETs
 - Dual-Stage Current Limiting
 - 1.0x Startup Current (MAX14721)
 - 1.5x Startup Current (MAX14722)
 - 2.0x Startup Current (MAX14723)
- Flexible Design Enables Reuse and Less Qualification
 - Adjustable OVLO and UVLO Thresholds
 - Programmable Forward Current Limit From 0.2A to 2A with $\pm 15\%$ Accuracy Over Full Temperature Range
 - Normal and High-Voltage Enable Inputs (EN and HVEN)
 - Protected External pFET Gate Drive
- Saves Board Space and Reduces External BOM Count
 - 20-Pin, 5mm x 5mm TQFN Package
 - Integrated nFET

Ordering Information appears at end of data sheet.

Typical Application Circuit



Absolute Maximum Ratings

(All voltages referenced to GND.)

IN (Note 1)	-0.3V to +60V
OUT	-0.3V to $V_{IN} + 0.3V$
HVEN (Note 1)	-0.3V to $V_{IN} + 0.3V$
GP	max (-0.3V, $V_{IN} - 20V$) to $V_{IN} + 0.3V$
UVLO, OVLO	-0.3V to min($V_{IN} + 0.3V$, 20V)
FLAG, EN, RIPEN, CLTS1, CLTS2	-0.3V to +6V
Maximum Current into IN (DC) (Note 2)	2A

SETI	-0.3V to min($V_{IN} + 0.3V$, 6V)
Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)	
TQFN (derate 31.3mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$)	2500mW
Operating Temperature Range	-40 $^\circ\text{C}$ to +125 $^\circ\text{C}$
Junction Temperature	+150 $^\circ\text{C}$
Storage Temperature Range	-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$
Lead Temperature (soldering, 10s)	+300 $^\circ\text{C}$
Soldering Temperature (reflow)	+260 $^\circ\text{C}$

Note 1: An external pFET or diode is required to achieve negative input protection.

Note 2: DC current-limited by R_{SETI} as well as by thermal design.

Package Thermal Characteristics (Note 3)

TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA}).....32 $^\circ\text{C}/\text{W}$

Junction-to-Case Thermal Resistance (θ_{JC}).....3 $^\circ\text{C}/\text{W}$

Note 3: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

($V_{IN} = 5.5V$ to 58V, $T_A = -40^\circ\text{C}$ to +125 $^\circ\text{C}$, unless otherwise noted. Typical values are at $V_{IN} = 24V$, $T_A = +25^\circ\text{C}$.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
IN Voltage Range	V_{IN}		5.5		58	V
Shutdown IN Current	I_{SHDN}	$V_{EN} = 0V$, $V_{HVEN} = 5V$, $V_{IN} < 24V$		5.25	8	μA
		$V_{EN} = 0V$, $V_{HVEN} = 5V$, $V_{IN} < 40V$		5.25	50	
Supply Current	I_{IN}	$V_{IN} = V_{OUT} = 24V$, $V_{HVEN} = 0V$		1.4	1.8	mA
Shutdown OUT Current	I_{OFF}	$V_{EN} = 0V$, $V_{HVEN} = 5V$		50	100	μA
UVLO, OVLO						
Internal UVLO Trip Level	V_{UVLO}	V_{IN} falling, UVLO trip point	11.5	12	12.5	V
		V_{IN} rising	11.9	12.4	13	
UVLO Hysteresis		% of typical UVLO		3		%
Internal OVLO Trip Level	V_{OVLO}	V_{IN} falling	33	35	36.4	V
		V_{IN} rising, OVLO trip point	34.5	36	37.4	
OVLO Hysteresis		% of typical OVLO		3		%
External UVLO Adjustment Range (Note 5)			5.5		24	V
External UVLO Select Voltage	V_{UVLO_SEL}		0.15	0.38	0.5	V
External UVLO Leakage Current	I_{UVLO_LEAK}		-250		+250	nA
External OVLO Adjustment Range (Note 5)			6		40	V
External OVLO Select Voltage	V_{OVLO_SEL}		0.15	0.38	0.5	V

Electrical Characteristics (continued)(V_{IN} = 5.5V to 58V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{IN} = 24V, T_A = +25°C.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
External OVLO Leakage Current	I _{OVLO_LEAK}		-250		+250	nA
External UVLO/OVLO Set Voltage	V _{SET}		1.18	1.22	1.27	V
Undervoltage Trip Level on OUT	V _{OVLO_OUT}	V _{OUT} falling, UVLO trip point	11.5	12	12.5	V
		V _{OUT} rising	11.9	12.4	13	
GP						
Gate Clamp Voltage	V _{GP}		10	16.1	20	V
Gate Active Pullup				25		Ω
Gate Active Pulldown		V _{EN} = 5V		110		μA
INTERNAL FETs						
Internal FETs On-Resistance	R _{ON}	I _{LOAD} = 100mA, V _{IN} ≥ 10V, T _A = +25°C		76	101	mΩ
Current Limit Adjustment Range	I _{LIM}		0.2		2	A
Current Limit Accuracy	I _{LIM_ACC}	0.3A ≤ I _{LIM} ≤ 2A (T _A = +25°C)	-10		+10	%
		0.2A ≤ I _{LIM} ≤ 2A	-15		+15	
FLAG Assertion Drop Voltage Threshold	V _{FA}	Increase in (V _{IN} - V _{OUT}) drop until FLAG asserts, V _{IN} = 24V		480		mV
Reverse Current-Blocking Threshold	V _{RIB}	V _{IN} - V _{OUT}	0	-5	-10	mV
Reverse Current-Blocking Response Time	t _{RIB}			11		μs
Reverse-Blocking Supply Current	I _{RBS}	V _{OUT} = 24V		2000	3200	μA
LOGIC INPUT (HVEN, CLTS1, CLTS2, EN, RIPEN)						
HVEN Threshold Voltage	V _{HVEN_TH}		1	2	3.1	V
HVEN Threshold Hysteresis				5		%
HVEN Input Leakage Current	I _{HVEN_LEAK}	V _{HVEN} = 58V		46	67	μA
EN, RIPEN, CLTS1, CLTS2 Input Logic-High	V _{IH}		1.4			V
EN, RIPEN, CLTS1, CLTS2 Input Logic-Low	V _{IL}				0.4	V
EN, RIPEN Input Leakage Current	I _{EN_LEAK} , I _{RIPEN_LEAK}	V _{EN} , V _{RIPEN} = 0V, 5V	-1		+1	μA
CLTS_ Leakage Current		CLTS_ = GND		25		μA
LOGIC OUTPUT (FLAG)						
Logic-Low Voltage		I _{SINK} = 1mA			0.4	V
Input Leakage Current		V _{IN} = 5.5V, FLAG deasserted			1	μA

Electrical Characteristics (continued)

(V_{IN} = 5.5V to 58V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{IN} = 24V, T_A = +25°C.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SETI						
RSETI × I _{LIM}	V _{RI}	See the Setting the Current-Limit Threshold section	1.5		V	
Current Mirror Output Ratio	C _{IRATIO}		8333			
DYNAMIC PERFORMANCE (NOTE 6)						
Switch Turn-On Time	t _{ON}	V _{IN} = 24V, switch OFF to ON, R _{LOAD} = 240Ω, I _{LIM} = 1A, C _{OUT} = 4.7μF, V _{OUT} from 20% to 80% of V _{IN}	118		μs	
OVP Switch Response Time	t _{OVP_RES}		3		μs	
Overcurrent Switch Response time	t _{OCP_RES}	I _{LIM} = 2A	3		μs	
Startup Timeout	t _{STO}	Initial start current-limit foldback timeout (Figure 1)	1090	1200	1320	ms
Startup Initial Time	t _{STI}	Current is continuously limited to 1x/1.5x/2x in this interval (Figure 1)	21.8	24	26.4	ms
IN Debounce Time	t _{DEB}	Interval between V _{IN} > V _{UVLO} and V _{OUT} = 10% of V _{IN} (Figure 2)	0.25	0.50	0.75	ms
Blanking Time	t _{BLANK}	(Figure 3 and Figure 4)	21.8	24	26.4	ms
Autoretry Time	t _{RETRY}	(Figure 3 , Note 7)	554	720	792	ms
THERMAL PROTECTION						
Thermal Foldback	T _{J_FB}		145		°C	
Thermal Shutdown	T _{J_MAX}		170		°C	
Thermal-Shutdown Hysteresis			20		°C	

Note 4: All devices are 100% production-tested at T_A = +25°C. Specifications over the operating temperature range are guaranteed by design.

Note 5: Not production-tested, user-adjustable. See the [Overvoltage Lockout \(OVLO\)](#) and [Undervoltage Lockout \(UVLO\)](#) sections.

Note 6: All timing is measured using 20% and 80% levels, unless otherwise specified.

Note 7: The autoretry time-to-blanking time ratio is fixed and is equal to 30.

Timing Diagrams




Figure 1. Startup Timing











Figure 2. Debounce Timing








Typical Operating Characteristics

($V_{IN} = 12V$, $C_{IN} = 1\mu F$, $C_{OUT} = 4.7\mu F$, $T_A = +25^\circ C$, unless otherwise noted.)








Typical Operating Characteristics (continued)

($V_{IN} = 12V$, $C_{IN} = 1\mu F$, $C_{OUT} = 4.7\mu F$, $T_A = +25^\circ C$, unless otherwise noted.)




Typical Operating Characteristics

($V_{IN} = 12V$, $C_{IN} = 1\mu F$, $C_{OUT} = 4.7\mu F$, $T_A = +25^\circ C$, unless otherwise noted.)




Pin Configurations



Pin Description

PIN	NAME	FUNCTION
1, 5, 11, 15	N.C.	Not Connected
2, 3, 4	IN	Overvoltage Protection Input. Bypass IN to ground with a 1µF ceramic capacitor for ±15kV Human Body Model ESD protection on IN.
6	GP	Gate Driver Output for External pFET
7	SETI	Overload Current-Limit Adjust. Connect a resistor from SETI to GND to program the overcurrent limit. SETI must be connected to a resistor. If SETI is connected to GND during startup, then the switch does not turn on. Do not connect more than 30pF to SETI.
8	FLAG	Open-Drain Fault Indicator Output. FLAG asserts low when the $V_{IN} - V_{OUT}$ voltage exceeds V_{FA} , reverse-current is detected, thermal shutdown mode is active, OVLO or UVLO threshold is reached, or SETI is connected to GND.
9	OVLO	Externally-Programmable Overvoltage Lockout Threshold. Connect OVLO to GND to use the default internal OVLO threshold. Connect OVLO to an external resistor-divider to define a threshold externally and override the preset internal OVLO threshold.
10	UVLO	Externally-Programmable Undervoltage Lockout Threshold. Connect UVLO to GND to use the default internal UVLO threshold. Connect UVLO to an external resistor-divider to define a threshold externally and override the preset internal UVLO threshold.
12, 13, 14	OUT	Switch Output. Bypass OUT to GND with a 4.7µF ceramic capacitor placed as close to the device as possible.
16	RIPEN	Reverse-Current Protection Enable. Connect RIPEN to GND to disable the reverse-current flow protection. Connect RIPEN to logic-high to activate the reverse-current flow protection.
17	HVEN	58V Capable Active-Low Enable Input. See Table 1 .
18	CLTS2	Current-Limit Type Select 2. See Table 2 .
19	CLTS1	Current-Limit Type Select 1. See Table 2 .
20	EN	Active-High Enable Input. See Table 1 .
—	GND/EP	Ground/Exposed Pad. Connect to a large copper ground plane to maximize thermal performance.

Functional Diagram



Detailed Description

The MAX14721–MAX14723 adjustable overvoltage, undervoltage, and overcurrent protection devices guard systems against overcurrent faults in addition to positive overvoltage and reverse-voltage faults. When used with an optional external p-channel MOSFET, these devices also protect downstream circuitry from voltage faults up to $\pm 60\text{V}$. The MAX14721–MAX14723 feature a low, $76\text{m}\Omega$, on-resistance integrated FET. During startup, the devices are designed to charge large capacitances on the output in a continuous mode for applications where large reservoir capacitors are used on the inputs to downstream devices. Additionally, the MAX14721, MAX14722, and MAX14723 feature a dual-stage current-limit mode in which the current is continuously limited to 1x, 1.5x, and 2x the programmed limit, respectively, for a short time after startup. This enables faster charging of large loads during startup.

The MAX14721–MAX14723 feature the option to set the overvoltage lockout (OVLO) and undervoltage lockout (UVLO) thresholds manually using external voltage dividers or to use the factory-preset internal thresholds by connecting the OVLO and/or UVLO pin(s) to GND. The adjustable overvoltage range of the devices is 6V to 40V, while the adjustable undervoltage range is 5.5V to 24V. The factory-preset internal threshold for the MAX14721–MAX14723 is 36V (typ), with the preset internal UVLO threshold being 12V (typ).

The MAX14721–MAX14723 programmable current-limit threshold can be set for currents up to 2A in autoretry, latching, or continuous fault response mode. When the device is set to autoretry mode and the current exceeds the threshold for more than 24ms (typ), the internal FET is turned off for 720ms (typ), then turned back on. If the fault is still present, the cycle repeats. In latching mode, if a fault is present for more than 24ms (typ), the internal FET is turned off until enable is toggled or the power is cycled. In continuous mode, the current is limited continuously to the programmed current-limit value. In all modes, FLAG asserts if $V_{IN} - V_{OUT}$ is greater than the FLAG assertion drop voltage threshold (V_{FA}).

Startup Control

The MAX14721–MAX14723 feature a dual-stage startup sequence that continuously limits the current to 1x/1.5x/2x the set current limit during the startup initial time (t_{STI}), allowing large capacitors present on the output of the switch to be rapidly charged. The MAX14721 limits the current to 1x the set limit during this period while the MAX14722 and MAX14723 limit the current to 1.5x and 2x the set limit,

respectively. If the temperature of any device rises to the thermal foldback threshold (T_{J_FB}), the device will enter power-limiting mode (Figure 1). In this mode, the device thermally regulates the current through the switch in order to protect itself while still delivering as much current as possible to the output regardless of the current limit type selected. If the output is not charged within the startup timeout period (t_{STO}), the switch turns off and IN, EN, or HVEN must be toggled to resume normal operation.

Overvoltage Lockout (OVLO)

The MAX14721–MAX14723 feature two methods for determining the OVLO threshold. By connecting the OVLO pin to GND, the preset internal OVLO threshold of 36V (typ) is selected. If the voltage at OVLO rises above the OVLO select threshold (V_{OVLO_SEL}), the device enters adjustable OVLO mode. Connect an external voltage divider to the OVLO pin as shown in the [Typical Application Circuit](#) to adjust the OVLO threshold. $R3 = 2.2\text{M}\Omega$ is a good starting value for minimum current consumption. Since V_{SET} is known, $R3$ has been chosen, and V_{OVLO} is the target OVLO value, $R4$ can then be calculated by the following equation:

$$R4 = \frac{R3 \times V_{SET}}{V_{OVLO} - V_{SET}}$$

Undervoltage Lockout (UVLO)

The MAX14721–MAX14723 feature two methods for determining the UVLO threshold. By connecting the UVLO pin to GND, the preset, internal UVLO threshold of 12V (typ) is selected. If the voltage at UVLO rises above the UVLO select threshold (V_{UVLO_SEL}), the device enters adjustable UVLO mode. Connect an external voltage divider to the UVLO pin as shown in the [Typical Application Circuit](#) to adjust the UVLO threshold. $R1 = 2.2\text{M}\Omega$ is a good starting value for minimum current consumption. Since V_{SET} is known, $R1$ has been chosen, and V_{UVLO} is the target value, $R2$ can then be calculated by the following equation:

$$R2 = \frac{R1 \times V_{SET}}{V_{UVLO} - V_{SET}}$$

Switch Control

There are two independent enable inputs on the MAX14721–MAX14723: HVEN and EN. HVEN is a high-voltage-capable input, accepting signals up to 58V. EN is a low-voltage input, accepting a maximum voltage of 5V. In case of a fault condition, toggling HVEN or EN resets the fault. The enable inputs control the state of the switch based on the truth table (Table 1).

Table 1. Enable Inputs

$\overline{\text{HVEN}}$	EN	SWITCH STATUS
0	0	ON
0	1	ON
1	0	OFF
1	1	ON

Input Debounce

The MAX14721–MAX14723 feature a built-in input debounce time (t_{DEB}). The debounce time is a delay between a POR event and the switch being turned on. If the input voltage rises above the UVLO threshold voltage or if, with a voltage greater than V_{UVLO} present on IN, the enable pins toggle to the on state, the switch turns on after t_{DEB} . In cases where the voltage at IN falls below V_{UVLO} before t_{DEB} has passed, the switch remains off (Figure 2). If the voltage at OUT is already above $V_{\text{UVLO_OUT}}$ when the device is turned on through either enable pin or coming out of OVLO, there is no debounce interval. This is due to the device already being out of the POR condition with OUT above $V_{\text{UVLO_OUT}}$.

Reverse-Current Blocking

The MAX14721–MAX14723 feature current-blocking functionality. To enable the reverse-current blocking feature, pull RIPEN high. With RIPEN high, if a reverse-current condition is detected, the internal nFET and the external pFET are turned off for 2.4ms. After this time, the switches are briefly switched back on to determine whether the reverse current is still present. Once the reverse-current condition has been removed, the nFET and pFET are turned back on and the dual-stage startup control mechanism, defined in the [Startup Control](#) section above, is applied.

Current-Limit Type Select

The MAX14721–MAX14723 feature three selectable current-limiting modes. During power-up, all devices default to continuous mode and follow the procedure defined in the [Startup Control](#) section. Once the part has been successfully powered on and t_{STO} has expired,

Table 2. Current-Limit Type Select

CLTS2	CLTS1	CURRENT-LIMIT TYPE
0	0	LATCHOFF MODE
0	1	AUTORETRY MODE
1	0	CONTINUOUS MODE
1	1	CONTINUOUS MODE

the device senses the condition of CLTS1 and CLTS2. The condition of CLTS1 and CLTS2 sets the current-limit mode type according to [Table 2](#).

Autoretry Mode (Figure 3)

In autoretry current-limit mode, when current through the device reaches the threshold, the t_{BLANK} timer begins counting. The $\overline{\text{FLAG}}$ output asserts low when the voltage drop across the switch rises above V_{FA} . If the overcurrent condition is present for t_{BLANK} , the switch is turned off. The timer resets if the overcurrent condition disappears before t_{BLANK} has elapsed. A retry time delay (t_{RETRY}) starts immediately once t_{BLANK} has elapsed. During the retry time, the switch remains off and, once t_{RETRY} has elapsed, the switch is turned back on. If the fault still exists, the cycle is repeated and $\overline{\text{FLAG}}$ remains low. If the fault has been removed, the switch stays on.

The autoretry feature reduces system power in case of overcurrent or short-circuit conditions. When the switch is on during t_{BLANK} time, the supply current is held at the current limit. When the switch is off during t_{RETRY} time, there is no current through the switch. Thus, the output current is much less than the programmed current limit. Calculate the average output current using the following equation.

$$I_{\text{LOAD}} = I_{\text{LIM}} \left[\frac{t_{\text{BLANK}} + t_{\text{STI}} \times K}{t_{\text{BLANK}} + t_{\text{RETRY}} + t_{\text{STI}}} \right]$$

where K is the multiplication factor of the initial current limit (1x, 1.5x or 2x). With a 24ms (typ) t_{BLANK} , 24ms t_{STI} , $K = 1$ and 720ms (typ) t_{RETRY} , the duty cycle is 3.1%, resulting in 97% power saving as compared to the switch being on the entire time.




Figure 3. Autoretry Fault Diagram




Figure 4. Latchoff Fault Diagram

Latchoff Mode (Figure 4)

In latchoff current-limit mode, when current through the device reaches the threshold, the t_{BLANK} timer begins counting. The $\overline{\text{FLAG}}$ asserts when the voltage drop across the switch rises above V_{FA} . The timer resets if the overcurrent condition disappears before t_{BLANK} has elapsed. The switch turns off if the overcurrent condition remains for the blanking time. The switch remains off until the control logic (EN or HVEN) is toggled or the input voltage is cycled.

Continuous Mode (Figure 5)

In continuous current-limit mode, when current through the device reaches the threshold, the device limits the current to the programmed limit. $\overline{\text{FLAG}}$ asserts when

the voltage drop across the switch rises above V_{FA} , and deasserting when it falls below V_{FA} .

Fault Indicator ($\overline{\text{FLAG}}$) Output

$\overline{\text{FLAG}}$ is an open-drain fault indicator output. It requires an external pullup resistor to a DC supply. $\overline{\text{FLAG}}$ asserts when any of the following conditions occur:

- $V_{\text{IN}} - V_{\text{OUT}} > V_{\text{FA}}$
- The reverse-current protection is tripped
- The die temperature exceeds $+170^{\circ}\text{C}$
- SETI is connected to ground
- UVLO threshold has not been reached
- OVLO threshold is reached




Figure 5. Continuous Fault Diagram

Thermal Shutdown Protection

Thermal shutdown circuitry protects the devices from overheating. The switch turns off and $\overline{\text{FLAG}}$ asserts when the junction temperature exceeds +170°C (typ). The MAX14721–MAX14723 exit thermal shutdown and resume normal operation once the junction temperature cools by 20°C (typ) if the device is in autoretry or continuous current-limiting mode. When in latching mode, the device remains latched off until the input voltage is cycled or one of the enable pins is toggled.

The thermal-shutdown technology built into the MAX14721–MAX14723 behaves in accordance with the selected current limit mode. While the devices are in autoretry mode, the thermal limit uses the autoretry timing when coming out of a fault condition. When the MAX14721–MAX14723 detects an overtemperature fault, the switch turns off. Once the temperature of the junction falls below the falling thermal threshold, the device turns on after the time interval t_{RETRY} . In latching mode, the device latches off until the input is cycled or one of the enable pins is toggled. In continuous current-limiting mode, the device turns off while the temperature is over the limit, then turns back on after t_{DEB} when the temperature reaches the falling threshold. There is no retry time for thermal protection.

Applications Information

Setting the Current-Limit Threshold

Connect a resistor between SETI and ground to program the current-limit threshold for the MAX14721–MAX14723. Leaving SETI unconnected sets the current-limit threshold to 0A and, since connecting SETI to ground is a fault condition, this causes the switch to remain off and $\overline{\text{FLAG}}$ to assert. Use the following formula to calculate the current-limit threshold:

$$R_{\text{SETI}}(\text{k}\Omega) = \frac{V_{\text{RI}}(\Omega \times \text{A})}{I_{\text{LIM}}(\text{mA})} \times C_{\text{IRATIO}}$$

Do not use a R_{SETI} smaller than 6k Ω . Table 3 shows current-limit thresholds for different resistor values at SETI.

A current mirror with a ratio of C_{IRATIO} is implemented with a current sense auto-zero operational amplifier. The mirrored current of the IN-OUT FET is provided on the SETI pin. Therefore, the voltage (V_{SETI}) read on the

SETI pin should be interpreted as the current through the IN-OUT FET, as shown below:

$$I_{\text{IN-OUT}} = I_{\text{SETI}} \times C_{\text{IRATIO}} = \frac{V_{\text{SETI}}(\text{V})}{R_{\text{SETI}}(\text{k}\Omega)} \times C_{\text{IRATIO}} = \frac{V_{\text{SETI}}(\text{V})}{V_{\text{RI}}(\text{V})} \times I_{\text{LIM}}$$

IN Bypass Capacitor

Connect a minimum of 1 μF capacitor from IN to GND to limit the input voltage drop during momentary output short-circuit conditions. Larger capacitor values further reduce the voltage droop at the input caused by load transients.

Hot Plug-In

In many power applications, an input filtering capacitor is required to lower the radiated emission, enhance the ESD capability, etc. In hot plug applications, parasitic cable inductance, along with the input capacitor, causes overshoot and ringing when a powered cable is suddenly connected to the input terminal. This effect causes the protection device to see almost twice the applied voltage. An input voltage of 24V can easily exceed 40V due to ringing. The MAX14721–MAX14723 contain internal protection against hot plug input transient. However, in the case where the harsh industrial EMC test is required, use a transient voltage suppressor (TVS) placed close to the input terminal that is capable of limiting the input surge to 60V.

OUT Capacitance

For stable operation over the full temperature range and over the entire programmable current-limit range, connect a 4.7 μF ceramic capacitor from OUT to ground. Other circuits connected to the output of the device may introduce additional capacitance, but it should be noted that excessive output capacitance on the MAX14721–MAX14723 can cause faults. If the capacitance is too high, the MAX14721–MAX14723 may not be able to

Table 3. Current-Limit Threshold vs. Resistor Values

R_{SETI} (k Ω)	CURRENT LIMIT (A)
62.5	0.2
25.0	0.5
12.5	1.0
8.3	1.5
6.25	2.0

charge the capacitor before the startup timeout. Calculate the maximum capacitive load (C_{MAX}) value that can be connected to OUT using the following formula:

$$C_{MAX}(mF) = I_{LIM}(A) \left[\frac{M \times t_{STI}(ms) + t_{STO}(ms)}{V_{IN_MAX}(V)} \right]$$

where M is the multiplier (1x/1.5x/2x) applied to the current limit during startup. For example, when using MAX14721, if $V_{IN_MAX} = 20V$, $t_{STO}(\min) = 1090ms$, $t_{STI}(\min) = 22ms$, and $I_{LIM} = 2A$, C_{MAX} results in the theoretical maximum of 111mF. In this case, any capacitance larger than 111mF will cause a fault condition because the capacitor cannot be charged to a sufficient voltage before t_{STO} has expired. In practical applications, the output capacitor size is limited by the thermal performance of the PCB board. Poor thermal design can cause the thermal foldback current-limiting function of the device to kick in too early, which may further limit the maximum capacitance that can be charged. Therefore, good thermal PCB design is imperative in order to charge large capacitor banks.

OUT Freewheeling Diode for Inductive Hard Short to Ground

In applications with a highly inductive load, a freewheeling diode is required between the OUT terminal and GND. This protects the device from inductive kickback that occurs during short-to-ground events.

Layout and Thermal Dissipation

To optimize the switch response to output short-circuit conditions, it is important to reduce the effect of undesirable parasitic inductance by keeping all traces as short as possible. Place input and output capacitors as close as possible to the device (no more than 5mm). IN and OUT must be connected with wide short traces to the power bus. During steady-state operation, the power dissipation is typically low and the package temperature change is usually minimal.

Attention must be given when using continuous current-limit mode. In this mode, the power dissipation during a fault condition can quickly cause the device to reach the thermal shutdown threshold. A large copper plane and multiple thermal vias from the exposed pad to ground plane are necessary to increase the thermal capacitance and reduce the thermal resistance of the board.

ESD Test Conditions

The MAX14721–MAX14723 are specified for $\pm 15kV$ (HBM) ESD on IN when IN is bypassed to ground with a $1\mu F$, low ESR ceramic capacitor. No capacitor is required for $\pm 2kV$ (HBM) (typ) ESD on IN. All pins have $\pm 2kV$ (HBM) ESD protection.

HBM ESD Protection

Figure 6 shows the Human Body Model and Figure 7 shows the current waveform it generates when discharged into low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the device through a 1.5k Ω resistor.




Figure 6. Human Body ESD Test Model





Figure 7. Human Body Current Waveform

Typical Application Circuit



Ordering Information

PART	INITIAL CURRENT LIMIT	TEMP RANGE	PIN-PACKAGE
MAX14721ATP+T	1.0x	-40°C to +125°C	20 TQFN-EP*
MAX14722ATP+T	1.5x	-40°C to +125°C	20 TQFN-EP*
MAX14723ATP+T	2.0x	-40°C to +125°C	20 TQFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

*EP = Exposed pad.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
20 TQFN-EP	T2055+3C	21-0140	90-0008

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/14	Initial release	—

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.