Evaluates: MAX11253/MAX11254

General Description

The MAX11253/MAX11254 evaluation kit (EV kit) provides a proven design to evaluate the MAX11253/ MAX11254 family of 16-bit/24-bit, 6-channel, 64ksps, integrated PGA delta-sigma ADCs. The EV kit includes a graphical user interface (GUI) that provides communication from the target device to the PC. The EV kit can operate in multiple modes:

- Standalone Mode: in "standalone" mode, the EV kit is connected to the PC via a USB cable and performs a subset of the complete EV kit functions with limitations for sample rate, sample size, and no support for coherent sampling.
- 2) FPGA Mode: in "FPGA" mode, the EV kit is connected to an Avnet ZedBoard[™] through a lowpin-count FMC connector. ZedBoard features a Xilinx[®] Zynq[®] -7000 SoC, which connects to the PC through an Ethernet port, allowing the GUI to perform different operations with full control over mezzanine card functions. The EV kit with FPGA platform performs the complete suite of evaluation tests for the target IC.
- User-Supplied SPI Mode: In addition to the USB and FMC interfaces, the EV kit provides a 12-pin Pmod[™]style header for user-supplied SPI interface to connect the signals for SCLK, DIN, DOUT, and CNVST.

The EV kit includes Windows XP[®], Windows[®] 7, and Windows 8.1-compatible software for exercising the features of the IC. The EV kit GUI allows different sample sizes, adjustable sampling rates, internal or external reference options, and graphing software that includes the FFT and histogram of the sampled signals.

The ZedBoard accepts a +12V AC-DC wall adapter. The EV kit can be powered by a local +12V supply. The EV kit has on-board transformers and digital isolators to separate the IC from the ZedBoard/on-board processor.

The MAX11253/MAX11254 EV kit comes installed with a MAX11253ATJ+ or MAX11254ATJ+ in a 32-pin TQFN-EP package.

Features

- High-Speed USB Connector, FMC Connector, and Pmod-Style Connector
- 8MHz SPI Clock Capability through FMC Connector
- 8MHz SPI Clock Capability in Standalone Mode
- Various Sample Sizes and Sample Rates
- Collects Up to 1 Million Samples (with FPGA Platform)
- Time Domain, Frequency Domain, and Histogram Plotting
- Sync In and Sync Out for Coherent Sampling (with FPGA Platform)
- On-Board Input Buffers: MAX9632 and MAX44205 (Fully Differential)
- On-Board Voltage References (MAX6126 and MAX6070)
- Proven PCB Layout
- Fully Assembled and Tested
- Windows XP-, Windows 7-, and Windows 8.1-Compatible Software

Ordering Information appears at end of data sheet.

Pmod is a trademark of Digilent Inc.

ZedBoard is a trademark of Avnet, Inc.

Xilinx and Zynq are registered trademarks and Xilinx is a registered service mark of Xilinx, Inc.

Windows and Windows XP are registered trademarks and registered service marks of Microsoft Corporation.



MAX11253/11254 EV Kit Photo



System Block Diagram



MAX11253/MAX11254 EV Kit Files

FILE	DECRIPTION
MAX11253_54EVKitSetupV1.0.exe	Application Program (GUI)
Boot.bin	ZedBoard firmware (SD card to boot Zynq)

Quick Start

Required Equipment

- MAX11253/MAX11254 EV kit
- +12V (500mA) power supply
- Micro-USB cable
- ZedBoard FPGA platform (optional – <u>NOT INCLUDED</u> with EVKit)
- Function generator (optional)
- Windows XP, Windows 7, or Windows 8.1 PC with a spare USB port

Note: In the following section(s), software-related items are identified by bolding. Text in **bold** refers to items directly from the EV system software. Text in **bold and under**<u>line</u> refers to items from the Windows operating system.

Procedure

The EV kit is fully assembled and tested. Follow the steps below to verify board operation:

- Visit <u>http://www.maximintegrated.com/evkitsoft-ware</u> to download the latest version of the EV kit software, MAX11253_54EVKITSetupV1.0.zip. Save the EV kit software to a temporary folder and uncompress the ZIP file.
- 2) Install the EV kit software and USB driver on your computer by running the MAX11253_54EVKitSetupV1.0.exe program inside the temporary folder. The program files are copied to your PC and icons are created in the Windows <u>Start | Programs</u> menu. At the end of the installation process the installer will launch the installer for the FTDIChip CDM drivers.

Evaluates: MAX11253/MAX11254

For Standalone mode:

- 1) Verify that all jumpers are in their default positions for the EV kit board (<u>Table 2</u>).
- 2) Connect the PC to the EV kit using a micro-USB cable.
- 3) Connect the +12V adapter to the EV kit.
- Start the EV kit software by opening its icon in the <u>Start | Programs</u> menu. The EV kit software appears as shown in <u>Figure 1</u>. From the **Device** menu select <u>Standalone</u>. Verify that the lower left status bar indicates the EV Kit hardware is **Connected**.

For FPGA mode (when connected to a Zedboard):

- Connect the Ethernet cable from the PC to the Zed-Board and configure the Internet Protocol Version 4 (TCP/Ipv4) properties in the local area connection to IP address 192.168.1.2 and subnet Mask to 255.255.255.0.
- 2) Verify that the ZedBoard SD card contains the Boot. bin file for the MAX11253/MAX11254 EV kit.
- 3) Connect the EV kit FMC connector to the ZedBoard FMC connector. Gently press them together.
- 4) Verify that all jumpers are in their default positions for the ZedBoard (Table 1) and EV kit board (Table 2).
- 5) Connect the 12V power supply to the ZedBoard. Leave the Zedboard powered off.
- 6) Enable the ZedBoard power supply by sliding SW8 to ON and connect the +12V adapter to the EV kit.

Table 1. ZedBoard Jumper Settings

7) Start the EV kit software by opening its icon in the <u>Start | Programs</u> menu. The EV kit software appears as shown in <u>Figure 1</u>. From the **Device** menu select **FPGA**. Verify that the lower left status bar indicates the EV Kit hardware is **Connected**.

For Either Standalone or FPGA Mode:

- Connect the positive terminal of the function generator to the AIN0D+ (TP1) test point on the EV kit. Connect the negative terminal of the function generator to the AIN0D- (TP2) test point on the EV kit.
- 2) Configure the signal source to generate a 100Hz, $1V_{P-P}$ sinusoidal wave with +1V offset.
- 3) Turn on the function generator.
- In the Device menu, choose either standalone or the FPGA option. In the configuration group, select Channel 0 and click **Convert** in the serial interface menu.
- 5) Click on the Scope tab.
- 6) Check the **Remove DC Offset** checkbox to remove the DC component of the sampled data.
- 7) Click the **Capture** button to start the data analysis.
- 8) The EV kit software appears as shown in Figure 1.
- 9) Verify that the frequency, which is displayed on the right, is approximately 100Hz. The scope image has buttons in the upper right corner that allow zooming in to detail.

JUMPER	SHUNT POSITION	DESCIPTION
J18	1-2	VDDIO set for 3.3V.
JP11 JP10 JP9 JP8 JP7	2-3 1-2 1-2 2-3 2-3	Boot from SD Card
J12	NA	SD Card installed
J20	NA	Connected to 12V wall adapter
SW8	OFF	ZedBoard power switch, OFF while connecting boards

Evaluates: MAX11253/MAX11254

JUMPER HEADER DESCRIPTION POSITION Use MAX6126 3.0V as VREF 1-2* signal Use MAX6070 3.0V as VREF JMP1 1-3 signal Use MAX6070 1.8V as VREF 1-4 signal Open* Generate +3.3V for DVDD J8 1-2 Generate +2.0V for DVDD 1-2* Select +3.3V or +2.0V as DVDD J10 2-3 Select +1.8V as DVDD Open* U1 uses internal clock J11 1-2 External clock from FPGA 2-3 External clock from U10 1-2* Select +3.3V as AVDD J12 2-3 Select +1.8V as AVDD 1-2* Select AVSS as REFN J13 Select REFN S from J1 as 2-3 REFN for external sense point Use internal 1.8V subregulator if Open* DVDD ≥ 2.0V J14 Use DVDD for internal logic if 1-2 DVDD ≤ 2.0V Open* Use TP23 as GPIO1 J15 1-2 Use external SYNC signal Select REFP F signal as REFP 1-2* input J16 Select REFP_S signal from J1 2-3 as REFP input Use AGND as AVSS. Use this 1-2* setting if AVDD is +3.3V J17 Use -1.8V as AVSS. Use this 2-3 setting if AVDD is +1.8V 1-2* Use VREF as REFP_F J24 2-3 Use AVDD as REFP_F Short AIN2.1- (J27, TP38) to 1-2* AGND and for U11 noninverting configuration J31 Short AIN2.1+ (J28, TP39) to 3-4* AGND and for U11 inverting configuration

	_										
Tahlo	2	ΜΔΧ	(11)	253/1	ΜΔΧ	11254	Roard	lumn	or S	Sottinge	
TUDIC	_						Dould	Jump		Jettings	

HEADER	JUMPER POSITION	DESCRIPTION
120	1-2*	Short AIN2.3- (J29, TP42) to AGND and for U12 noninverting configuration
J32	3-4*	Short AIN2.3+ (J30, TP43) to AGND and for U12 inverting configuration
122	1-2*	Short AIN2.2- (TP40) to AGND and for U13 noninverting configuration
355	3-4*	Short AIN2.2+ (TP41) to AGND and for U13 inverting configuration
12.4	1-2*	Short AIN2.4- (TP44) to AGND and for U14 noninverting configuration
J34	3-4*	Short AIN2.4+ (TP45) to AGND and for U14 inverting configuration
	1-2*	Connect output of U11 to inverting input of U13
125	3-4	Connect AIN2.2- (TP40) to inverting input of U13
555	5-6	Connect output of U11 to noninverting input of U13
	7-8*	Connect AIN2.2+ (TP41) to noninverting input of U13
	1-2*	Connect output of U12 to inverting input of U14
126	3-4	Connect AIN2.4- (TP44) to inverting input of U14
550	5-6	Connect output of U12 to noninverting input of U14
	7-8*	Connect AIN2.4+ (TP45) to noninverting input of U14
J37	Open*	No offset to U13 noninverting input
	1-2	Offset U13 output by VREF/2
J38	Open*	No offset to U14 noninverting input
	1-2	Offset U14 output by VREF/2

Evaluates: MAX11253/MAX11254

Table 2. MAX11253/MAX11254 Board Jumper Settings (continued)

HEADER	JUMPER POSITION	DESCRIPTION
120	1-2*	Short AIN3.1- (TP56) to AGND and for U15 noninverting configuration
128	3-4*	Short AIN3.1+ (TP57) to AGND and for U15 inverting configuration
140	1-2*	Short AIN3.3- (TP60) to AGND and for U16 noninverting configuration
540	3-4*	Short AIN3.3+ (TP61) to AGND and for U16 inverting configuration
14.1	1-2*	Short AIN3.2- (TP58) to AGND and for U17 noninverting configuration
541	3-4*	Short AIN3.2+ (TP59) to AGND and for U17 inverting configuration
J42	1-2*	Short AIN3.4- (TP62) to AGND and for U18 noninverting configuration
	3-4*	Short AIN3.4+ (TP63) to AGND and for U18 inverting configuration
	1-2*	Connect output of U15 to inverting input of U17
142	3-4	Connect AIN3.2- (TP58) to inverting input of U17
J43	5-6	Connect output of U15 to noninverting input of U17
	7-8*	Connect AIN3.2+ (TP59) to noninverting input of U17
	1-2*	Connect output of U16 to inverting input of U18
J44	3-4	Connect AIN3.4- (TP62) to inverting input of U18
	5-6	Connect output of U16 to noninverting input of U18
	7-8*	Connect AIN3.4+ (TP63) to noninverting input of U18
J45	Open*	No offset to U17 noninverting input
	1-2	Offset U17 output by VREF/2

HEADER	JUMPER POSITION	DESCRIPTION			
J46	Open*	No offset to U18 noninverting input			
	1-2	Offset U18 output by VREF/2			
140	1-2*	Short AIN4+ (J47, TP72) to AGND			
J49	3-4*	Short AIN4- (J48, TP73) to AGND			
150	1-2*	Short AIN5+ (TP74) to AGND			
350	3-4*	Short AIN5- (TP75) to AGND			
100	Open*	Use external +12V source			
J03	1-2	Use +12V from ZedBoard			
	Open	If connected to ZedBoard FPGA			
J64	1-2*	If connected to PC through USB interface			
165	1-2*	Enable U28 H-bridge transforme driver to use onboard ±15V supply generation			
305	2-3	Disable U28 and use and external ±15V supply to TP83, TP86, and TP87			
166	1-2	Use an external -15V power supply, connected to TP86			
900	3-4*	Use U28 driver to generate isolated -15V			
167	1-2	Use an external +15V power supply, connected to TP83			
507	3-4*	Use U28 driver to generate isolated +15V			
169	1-2	Use an external +12V power supply to TP91 as VCC			
800	3-4*	Use onboard +12V from U32 LDO as VCC			
	1-2	AGND as VEE			
J69	3-4	Use an external -12V power supply to TP90 as VEE			
	5-6*	Use onboard -12V from U33 LDO as VEE			

*Default configuration

General Description of Software

The main window of the EV kit software contains seven tabs: Configuration, Scope, DMM, Histogram, FFT, Scan Mode, and Registers. The Configuration tab provides control for the ADC configuration including calibration and data capture. The other six tabs are used for evaluating the data captured by the ADC.

Configuration Tab

The **Configuration** tab provides an interface for selecting and configuring the ADC from a functional perspective. Select the desired **Device** for either Standalone or FPGA in the dropdown menu and the corresponding properties of the device are displayed including **Channel** number, **Sample Rate**, **Number of Samples**, **Reference Voltage**, **Sequencing Mode**, **Calibration**, **GPO/GPIO selection**, **Input Path (Direct or internal PGA)**, **Delta-Sigma Modulator** type selection for different **Data Format** and **Conversion Mode**, **Serial Interface** function (**Convert**, and **Read AII**), **Power** setting (**NOP**, **Power Down**, and Standby), Reset Registers, and RSTB Reset, Clock/ SYNC (Internal or External Clock, and Disable or Enable SYNC Mode), and Other for Disable or Enable Current Sink/Source and CAPREG LDO.

The sample settings are available on the left of the configuration menu, which allow the user to select the **Channel**, **Sample Rate**, **Number of Samples** and **Clock Source** if **FPGA** device is used.

The **Read Data** and **Status** information is displayed on the right, which shows the data in both voltage and Hex, the sample rate, and power state for the selected channel. In addition, if there are any errors, the indicator lights will turn red.

Channel Selection

To select the desired channel among the six available channels, click **Channel #** dropdown menu at the top left and select the desired channel from 0 to 5. The default selection is **Channel 0**.



Figure 1. EV Kit Software (Configuration Tab)

Evaluates: MAX11253/MAX11254

Sample Rate (SPS)

To select the desired data rate for single-cycle mode from 50sps to 12800sps and for continuous mode data rate from 1.9sps to 64000sps, choose the **Sample Rate (SPS)** from the dropdown menu below the **Channel #** selection.

Reference Voltage

There are three different reference voltages available on board: MAX6070AUT18+ (1.8V), MAX6070AUT30+ (3.0V), and MAX6126AASA30+ (3.0V). To select 1.8V, place JMP1 from position 1 to 4. To select 3.0V MAX6070 with $\pm 0.04\%$ accuracy, place JMP1 from position 1 to 3. To select 3.0V MAX6126 with $\pm 0.02\%$ accuracy, place JMP1 from position 1 to 2.

Sequencer Mode

To change the sequencer mode, click the **Sequence Mode** selection below the **Sequencing** menu and select Mode 1, 2, or 3 as desired. Check the **GPO Sequencer Mode** box to enable GPO/GPIO function in mode 3. In addition, check the Enable box to enable the **MUX and GPO Delay**. Choose the desired delay in microseconds by clicking on the + or – buttons.

ADC Calibration

Two types of software calibration for offset and gain are available: Self calibration and system calibration.

The primary mode for calibration is using the dropdown list to select a calibration mode, followed by clicking the **Calibrate** button. The checkboxes for **Self Offset**, **Self Gain**, **System Offset**, and **System Gain** allow for the user to enable or disable the calibration values. The calibration values can also be changed manually by entering a hex value in the numeric box.

GPO/GPIO

To select GPO or GPIO ports, choose the option under the **GPO/GPIO** dropdown menu and check the **Enable** box.

Input Path

Select **Direct** under the **Input Path** dropdown menu to bypass the internal amplifiers and apply the analog input signals directly to the MAX11253/MAX11254 inputs or to use the external amplifiers.

Select **PGA** under the **Input Path** dropdown menu to use the internal programmable gain amplifiers.

Delta-Sigma Modulator

To select the desired data format, click the **Data Format** dropdown menu under the **Delta-Sigma Modulator** section and choose either Bipolar or Unipolar with two's complement or offset binary options.

Three conversion modes are provided: **Continuous**, **Single Cycle**, and **Single Continuous**. Click the **Conversion Modes** dropdown menu under the **Delta-Sigma Modulator** section to select the desired conversion mode.

Serial Interface

To starting converting, click the **Convert** button under the Serial interface section. To read all registers, click the **Read All** button.

Power

The MAX11253/MAX11254 EV kit features three powerdown states: **Normal Operating Power (NOP)**, **Power down**, **and Standby**. Select the desired power state by clicking the drop-down menu under the **Power** section.

To reset the configuration settings back to default values, press the **Reset Registers** button.

To exercise the power-on reset feature, click the **RSTB** button.

Clock/SYNC

The internal clock mode is set at default condition. To use the external clock provided on-board, select **External** under the **Clock/SYNC** section and install jumper J11 from 2-3. To user-supplied external clock, select External under the **Clock/SYNC** section and install jumper J11 from 1-2. In addition, the Sync mode can be enabled or disabled by clicking the drop-down menu under this **Clock/SYNC** section and install jumper J15. The Sync signal should be provided externally.

Other

To enable (J14 open) or disable (J14 installed and $V_{DDVD} \le 2.0V$) the internal **CAPREG LDO** for digital and I/O supply, select this option from the drop-down menu under the **Other** section. Additionally, **Current Sink/Source** can also be disabled or enabled under this section.

Read Data and Status

The **Read Data and Status** on the far right hand side of this **Configuration** menu depicts the received data and status of the device such as the selected channel, data rate, sample rate, and power state. Click the **Read Data and** Status button to view the updated status.

To save a configuration, select Save ADC Config As... in the File menu. This saves all the ADC register values to a XML file. To load a configuration, select Load ADC Config in the File menu. When the XML file is loaded, all the register values in the file are written to the ADC.

Evaluates: MAX11253/MAX11254

Scope Tab

The Scope tab sheet is used to capture data and display it in the time domain. The desired **Channel #**, **Sample Rate**, **Number of Samples**, **Display Unit**, **Average Samples**, and **Resolution Selection** can also be set in this tab if they were not appropriately adjusted in other tabs. The **Display Unit** drop-down list allows counts in LSB and voltages in V, mV, or μ V. Once the desired configuration is set, click on the **Capture** button. The right side of the tab sheet displays details of the waveform, such as average, standard deviation, maximum, minimum, and fundamental frequency as shown in Figure 2.

To save the captured data to a file, select **Options > Save Graph > Scope**. This saves the setting on the left and the data captured to a CSV file.



Figure 2. EV Kit Software (ScopeTab)

Evaluates: MAX11253/MAX11254

DMM Tab

The **DMM** tab sheet provides the typical information as a digital multimeter. Once the desired configuration is set,

click on the **Capture** button. Figure 3 displays the results shown by the **DMM** tab when a 1.5V signal is applied to AIN0+ and 1.0V to AIN0-.



Figure 3. EV Kit Software (DMM Tab)

Evaluates: MAX11253/MAX11254

Histogram Tab

The **Histogram** tab sheet is used to show the histogram of the data. Sample rate and number of samples can also be set in this tab if they were not appropriately adjusted in other tabs. Once the desired configuration is set, click on the **Capture** button. The right side of the tab sheet displays details of the histogram such as average, standard deviation, maximum, minimum, peak-to-peak noise, effective resolution, and noise-free resolution as shown in <u>Figure 4</u>.

The histogram tab is enabled at default. Using the histogram will slow down the GUI response. To disable it, check the **Disable Histogram** box.

To save the histogram data to a file, go to **Options > Save Graph > Histogram**. This saves the setting on the left and the histogram data captured to a CSV file.



Figure 4. EV Kit Software (Histogram Tab)

Evaluates: MAX11253/MAX11254

FFT Tab

The **FFT** tab sheet is used to display the FFT of the data. The **Sample Rate**, **Number of Samples**, **Resolution** and **Window Function** type can be set as desired. To calculate the **Adjusted Input Signal** frequency for **Coherent Sampling**, enter the **Input Signal** frequency in Hertz and push the Calculate button. Once the preferred configuration is set, click on the **Capture** button. The right side of the tab displays the performance based on the FFT, such as fundamental frequency, SNR, SINAD, THD, SFDR, ENOB, and Noise Floor as shown in Figure 5. To save the FFT data to a file, go to **Options > Save Graph > FFT**. This saves the setting on the left and the FFT data captured to a CSV file.

When coherent sampling is needed, this tab allows the user to calculate the external clock frequency applied to the board. Adjust the input frequency of the lowjitter clock to the value as shown in the **Adjusted Master Clock (Hz)** and apply it to the EV KIT EXT_ CLK connector. See the <u>Sync Input and Sync Output</u> section before using this feature.



Figure 5. EV Kit Software (FFT Tab)

Evaluates: MAX11253/MAX11254

Figure 6 shows the setup Maxim Integrated uses to capture data for coherent sampling.

For coherent FFT evaluation, use the jumper settings from <u>Table 2</u> for proper configurations. The low-jitter clock is synchronized with the signal generator at 10MHz from the ZedBoard. To achieve coherent sampling, click on the

Calculate button and enter the **Adjusted Master Clock (Hz)** frequency of approximately **8.192MHz** into our lowjitter clock. Timing for all SPI timing and sampling rate are based off the system clock.



Figure 6. EV Kit Coherent Sampling Setup

Evaluates: MAX11253/MAX11254

Scan Mode Tab

The **Scan Mode** tab is used to perform selected data conversions and read the converted data.

In the **Sequence Setting** section at the bottom, set the desired sequencer mode (1 to 3) from the **Sequence Mode** drop-down menu and select whether to assert the RDYB pin **after one channel** or **after scan completes** options under the **RDYB** menu. Check the **GPO Sequencer Mode** and **Enable** boxes as desired. Then set the conversion time delay in µs for MUX and GPO by clicking on the + or - buttons under the **MUX Delay** and **GPO Delay** menu, allowing for high impedance source networks to stabilize after the channels are selected. Finally press the **Read All button** to view the selected settings. In the **Read Data** section on top, select the desired unit in either LSB or voltage (V, mV, or μ V) under the **Display Unit** drop-down menu. Then choose the desired sample rate by clicking on the **Sample Rate** drop-down menu under. Finally, click the Scan button to start converting and press the **Read Data** button to view the converted data displayed on the right hand side as shown in Figure 7.

Read Data Display Unit LSB Sample Rate (SP 1000	Channel 0	Data	New Data	Status		
Display Unit LSB Sample Rate (SP 1000	Channel 0	Data 0	New Data	Status		
LSB Sample Rate (SP 1000	• 0 5) 1	0	mon Data	Otatus		
Sample Rate (SP 1000	S) 1			0		
1000	-/	0	0	GPO Error		
	* 2	0	0	Order Error		
Scan	3	0	0	Scan Error		
Read Data	4	0	0	Error		
ritidu Data	5	U	0	Enor		
Sequence Settings						
Cequence Cettings						
D 148	RD	YB Assert	MU	X Delay (µs)		
Read All	an	er one channel	Y			
Mode 1		DO Seguence	GPG	O + Enable		
Modell		SFO Sequence	Wode			
Channel	Enable	Order E	nable GPO	Select GPO		
0						
1				<u> </u>		
3	Г	-	Г			
4		-				
5		-		•		
						Clear Log
	Sequence Settings Read All Sequence Mode Mode 1 Channel 0 1 2 3 4 5	Keed Data 5 Sequence Settings RD Read All aft Sequence Mode aft Mode 1 • Channel Enable 0 • 1 • 2 • 3 • 4 • 5 •	Kead Data 5 0 Sequence Settings RDYB Assert after one channel Sequence Mode after one channel Sequence Mode GPO Sequence Mode 1 • GPO Sequence Channel Enable Order • 1 • 2 • 3 • 5 •	Read All Sequence Settings Read All after one channel Sequence Mode GPI Mode 1 GPO Sequence Mode Channel Enable Order Enable Channel T 2 T 3 T 4 T 5 T	Read All BOYB Assert MUX Delay (µs) Sequence Mode after one channel • 0 • • • • • • • • • • • • • • • • • • •	Read Data 5 0 Error Sequence Settings RDYB Assert MUX Delay (µs) Read All after one channel 0 1 Sequence Mode GPO Delay (µs) Mode 1 • GPO Sequence Mode Channel Enable 0 1 Channel Enable Order Enable Channel Enable Order Enable Channel T T T 2 T T T 3 T T T 4 T T T 5 T T T

Figure 7. EV Kit Software (Scan Mode Tab)

Evaluates: MAX11253/MAX11254

ADC Registers Tab

The **Registers** tab sheet shows the device registers on the left. The middle section shows the descriptions of the selected register. Click **Read All** to read all registers and refresh the window with the register settings. To write a register first select the hex value in the **Value** column, type the desired hex value and press <u>Enter</u>.

The command byte is on the right side of the tab sheet. This byte precedes all SPI transactions and is described in the IC datasheet. To send a command byte enter a hex value in the numeric box and click the **Send** button. The command byte has two different formats including **Conversion Command** and **Register Read/Write**. Select the radio button for the desired mode to see the bit description in the table. See Figure 8.

Detailed Description of Hardware

The MAX11253/MAX11254 EV kit provides a proven signal path and board layout to demonstrate the performance of the MAX11253/MAX11254 16-/24-bit, delta-sigma ADCs. Included in the EV kit are digital isolators, isolated DC-DC converters, ultra-low-noise LDOs to all supply pins of the IC, on-board reference (MAX6126 and MAX6070), precision amplifiers (MAX9632 and MAX44205) for analog inputs, and sync-in and sync-out signals for coherent sampling.

An on-board FTDI controller is provided to allow for evaluation in standalone mode, which has limitations on maximum sample speed and on sample depth. The EV kit can be used with FPGA to achieve full speed and a larger sample depth.

The EV kit supports a number of different devices as listed in Table 3.

onfiguration	Scope DMN	1 Histogram	FFT	Scan I	Mode Regis	sters				
Registers							Command	Byte		
Read	All		Bit	Descri	iptions		0	± h	Conversion Command	
Address	Register	Value (Hex)	*	Bit	Name	Description	Sen	id	Register Read/Write	
00h		000000	B	0]	RDY	Ready: 1 = new conversion result is ready	Bit	Name	Description	
01h	CTRL1	00	B[1]	MSTAT	Measurement Status: 1 = modulator is busy measuring	B[3:0]	RATE[3.0]	Data Rate for conversion	
02h	CTRL2	00	B	3:2]	PSTAT[1:0]	Power Status: 00 = ADC is converting, 01 = sleep mode,	10[0.0]	ite in allo. of	00 = unused	
03h	CTRL3	00	B	7-41	RATE(3-0)	Data Rate: Data rate of previous conversion	B[5:4]	MODE[1:0]	01 = power down	
04h	GPIO_CTRL	00	B	81	AOR	Analog Overrange: input voltage > reference voltage	20.0		10 = calibration 11 = Sequence mode	
05h	DELAY	0000	B	9]	DOR	Data Overrange: 1 = data out of range	-		Set to 0 for conversion	
06h	CHMAP1	000000	B	10]	SYSGOR	System Gain Overrange: 1 = system gain out of range	B[6]	0	mode	
07h	CHMAPO	000000	B[11]	ERROR	Error: 1 = invalid configuration state	B[7]	START	START = 1	
08h	SEQ	00	B	121	GPOERR	GPO Error: 1 = two or more channels assert the same				
09h	GPO_DIR	00				GPO				
0Ah	SOC	000000	B	13]	ORDERR	order or order is set to invalid setting of 000 or 111				
0Bh	SGC	000000	Br	1.11	PEEDET	VREF Detection: 1 = proper reference voltage is detected.				
0Ch	scoc	000000	1	14)	KEIDEI	This bit is always 0 in sleep or standby				
0Dh	SCGC	000000	B	15]	SCANERR	Scan Error: 1 = no channels are enabled or calibration was				
0Eh	DATA0	000000			0001///5 01	Scan Ready: 1 = conversion is ready for the channel				
0Fh	DATA1	000000	B	21:16]	SRDY[5:0]	associated with the bit position				
10h	DATA2	000000	B	22]	INRESET	In Reset: 1 = part is in reset mode				
11h	DATA3	000000	• B[23]	Reserved	*				
Note: double	e click "Value" co	lumn to edit								
atus Log									C	lear Log

Figure 8. EV Kit Software (ADC Registers Tab)

Table 3. Products Supported with MAX11253/MAX11254 EV Kit

PART NO.	RESOLUTION	MAX. SAMPLE RATE
MAX11253	16-bits	64ksps
MAX11254	24-bits	64ksps

User-Supplied SPI

To evaluate the EV kit with a user-supplied SPI bus, disconnect from the FMC bus and remove jumper J64. Apply the user-supplied SPI signals to SCLK, CSB, DIN, and DOUT at the PMOD_A header (J60). Make sure the return ground is connected to PMOD ground.

The on-board FTDI chip used for standalone mode does not conflict with the user-supplied SPI if it is powered off by removing jumper J64.

CAUTION: DO NOT PLUG THIS HEADER INTO A STANDARD PMOD INTERFACE FOUND ON OTHER FPGA OR MICROCONTROLLER PRODUCTS. THE SIGNAL DEFINITION IS UNIQUE TO THIS EV KIT.

FMC Interface:

The users should confirm compatibility of pin-usage between their own FMC implementation and that of the Maxim Integrated EV kit before connecting the Maxim Integrated EV kit to a different system with FMC connectors.

Voltage References

There are three different reference voltages available on board: MAX6070AUT18+ (1.8V), MAX6070AUT30+ (3.0V), and MAX6126AASA30+ (3.0V). To select 1.8V, place JMP1 from position 1 to 4. To select 3.0V MAX6070 with $\pm 0.04\%$ accuracy, place JUMP1 from position 1 to 3. To select 3.0V MAX6126 with $\pm 0.02\%$ accuracy, place JMP1 from position 1 to 2.

For user-supplied external references, remove jumper J24 and connect a reference voltage to J24-2. Measure and enter the value of the external reference voltage into the **Reference Voltage** edit box on the **Configuration** tab of the GUI. Table 3 depicts the reference source options.

External DVDD Power Supply

The internal 1.8V regulator can be replaced by an external supply in the range of 1.7V to 2.0V. To use external DVDD, **disable** the internal regulator by selecting the Disable in the **CAPREG LDO** drop-down menu in the Other section and install J14.

User-Supplied Power Supply

The EV kit receives power from a single DC source of 12V, 500mA through a J61 power jack. The MAX13256, H-bridge driver and transformer create an additional negative rail for +15V and -15V. The power is then rectified and regulated down to a +12V and -12V supplies for the MAX9632 op amps, as well as +5V and -5V supplies for the MAX44205 op amps. Additional supplies are generated for +1.8V/-1.8V and +2V/+3.3V for the ADCs and VREFs. See the EV kit schematic pdf for details. Specific

voltages can be connected to the board for each rail, see Table 4 for corresponding jumper positions.

ADC Input Amplifiers

The input amplifiers allow for significant flexibility, supporting bipolar or unipolar input paths, as well as the option for gain control. Selected input amplifiers can be configured as inverting, noninverting, differential bipolar, and differential unipolar. See <u>Table 5</u> for these analog input configurations for channels 0 to 5.

The analog front-end consists of six channels, 0 to 5, and there are four user-selectable input pairs (for example AINx+ and AINx- where x is 2, 3, 4 or 5) allowing selection between one of two op amp solutions, the MAX9632 a 36V, precision, low-noise, wide-band amplifier or the MAX44205, a 180MHz, low-noise, low-distortion, fully differential op amp. The op amps can be configured as inverting or noninverting amplifiers by jumper selectors. Both op amps work as anti-aliasing lowpass filters (LPF) and can be daisy-chained to create a second-order LPF.

The range of possible configurations are listed in Table 5.

Table 4. Reference Source Options

REF SOURCE	JUMPER	CONNECTION	FUNCTION	
	JMP1	1-4		
MAX6070	J13	1-2	Select U7	
(1.8V)	J16	1-2	MAX6070	
	J24	1-2		
	JMP1	1-3		
MAX6070	J13	1-2	Select U8	
(3.0V)	J16	1-2	MAX6070	
	J24	1-2		
	JMP1	1-2		
MAX6126	J13	1-2	Select U9	
(3.0V)	J16	1-2	MAX6126	
	J24	1-2		
	J13	1-2		
AVDD	J16	1-2	Select AVDD	
	J24	2-3		
	J13	1-2		
	J16	1-2		
User- Supplied	d J24 Open. Connect user-supplied reference to J24-2		Select User- Supplied Reference	

Table 5. Power Supply to the Board

POWER	INPUT CONNECTORS	JUMPERS		
Single +12V input from a wall adapter (default)	J61	J67: 3-4 J66: 3-4 J68: 3-4 J69: 5-6 J65: 1-2 J64: 1-2 (select onboard FTDI) J63: 1-2 (select FPGA ZedBoard)		
An external ±12V	TP91 (+12V) TP90 (-12V)	J67: 3-4 J66: 3-4 J68: 1-2 J69: 3-4 J65: 1-2 J64: 1-2 (select onboard FTDI) J63: 1-2 (select FPGA ZedBoard)		
An external ±15V	TP86 (+15V) TP83 (-15V)	J67: 1-2 J66: 1-2 J68: 3-4 J69: 5-6 J65: 1-2 J64: 1-2 (select onboard FTDI) J63: 1-2 (select FPGA ZedBoard)		

Table 6. Analog Input Configurations (CH0–CH5)

CONFIGURATION		ADC INPUT			
NO.	DESCRIPTION	CONFIGURATION	INPUT CONNECTORS	JUMPER POSITIONS	
1	Channel 0	User-supplied signals, differential	AIN0D+, AIN0D-	N/A	
2	Channel 1	User-supplied signals, differential	AIN1D+, AIN1D-	N/A	
3	MAX9632, Channel 2	Noninverting, differential, second-order LPF	J28: AIN2.1+ (or TP39): AIN2.1+ and AGND J30: AIN2.3+ (or TP43): AIN2.3+ and AGND	J31: 1-2 J35: 5-6 and 3-4 J33: 1-2 J32: 1-2 J36: 5-6 and 3-4 J34: 1-2 J4: 3-4 and 5-6 J37: 1-2 (for bipolar signal or open for unipolar signal) J38: 1-2 (for bipolar signal or open for unipolar signal	

Table 6. Analog Input Configurations (CH0–CH5) (continued)

CONFIGURATION		ADC INPUT			
NO.	DESCRIPTION	CONFIGURATION	INPUT CONNECTORS		
4	MAX9632, Channel 2	Inverting, differential, second-order LPF	J27: AIN2.1- (or TP38): AIN2.1- and AGND J29: AIN2.3- (or TP42): AIN2.3- and AGND	J31: 3-4 J35: 1-2 and 7-8 J33: 3-4 J32: 3-4 J36: 1-2 and 7-8 J34: 3-4 J4: 3-4 and 5-6 J37: 1-2 (for bipolar signal or open for unipolar signal) J38: 1-2 (for bipolar signal or open for unipolar signal or open for unipolar signal)	
5	MAX9632, Channel 2	Noninverting, differential, first-order LPF	AIN2.2+ (or TP41): AIN2.2+ and AGND AIN2.4+ (or TP45): AIN2.4+ and AGND	J35: 7-8 and 3-4 J33: 1-2 J34: 1-2 J36: 7-8 and 3-4 J4: 3-4 and 5-6 J37: 1-2 (for bipolar signal or open for unipolar signal) J38: 1-2 (for bipolar signal or open for unipolar signal	
6	MAX9632, Channel 2	Inverting, differential, first-order LPF	AIN2.2- (or TP40): AIN2.2- and AGND AIN2.4- (or TP44): AIN2.4- and AGND	J35: 7-8 and 3-4 J33: 3-4 J34: 3-4 J36: 7-8 and 3-4 J4: 3-4 and 5-6 J37: 1-2 (for bipolar signal or open for unipolar signal) J38: 1-2 (for bipolar signal or open for unipolar signal	
7	MAX9632, Channel 3	Noninverting, differential, second order LPF	AIN3.1+ (or TP57): AIN3.1+ and AGND AIN3.3+ (or TP61): AIN3.3+ and AGND	J39: 1-2 J43: 5-6 and 3-4 J41: 1-2 J40: 1-2 J44: 5-6 and 3-4 J42: 1-2 J5: 3-4 and 5-6 J45: 1-2 (for bipolar signal or open for unipolar signal) J46: 1-2 (for bipolar signal or open for unipolar signal)	

Evaluates: MAX11253/MAX11254

Table 6. Analog Input Configurations (CH0–CH5) (continued)

CONFIGURATION		ADC INPUT		JUMPER POSITIONS	
NO.	DESCRIPTION	CONFIGURATION	INPUT CONNECTORS		
8	MAX9632, Channel 3	Inverting, differential, second-order LPF	AIN3.1- (or TP56): AIN3.1- and AGND AIN3.3- (or TP60): AIN3.3- and AGND	J39: 3-4 J43: 1-2 and 7-8 J41: 3-4 J40: 3-4 J42: 3-4 J5: 3-4 J5: 3-4 and 5-6 J45: 1-2 (for bipolar signal or open for unipolar signal) J46: 1-2 (for bipolar signal or open for unipolar signal)	
9	MAX9632, Channel 3	Noninverting, differential, first-order LPF	AIN3.2+ (or TP59): AIN3.2+ and AGND AIN3.4+ (or TP63): AIN3.4+ and AGND	J43: 7-8 and 3-4 J41: 1-2 J44: 7-8 and 3-4 J42: 1-2 J5: 3-4 and 5-6 J45: 1-2 (for bipolar signal or open for unipolar signal) J46: 1-2 (for bipolar signal or open for unipolar signal)	
10	MAX9632, Channel 3	Inverting, differential, first-order LPF	AIN3.2- (or TP58): AIN3.2- and AGND AIN3.4- (or TP62): AIN3.4- and AGND	J43: 7-8 and 3-4 J41: 3-4 J44: 7-8 and 3-4 J42: 3-4 J5: 3-4 and 5-6 J45: 1-2 (for bipolar signal or open for unipolar signal) J46: 1-2 (for bipolar signal or open for unipolar signal)	
11	MAX44205, Channel 4	Differential, first-order LPF	J48: AIN4- (or TP73): AIN4- and AGND J47: AIN4+ (or TP72): AIN4+ and AGND	J6: 3-4 and 5-6 J49: open	
12	MAX44205, Channel 5	Differential, first-order LPF	AIN5+ (or TP74): AIN5+ and AGND AIN5- (or TP75): AIN5- and AGND	J7: 3-4 and 5-6 J50: open	

Evaluates: MAX11253/MAX11254

Sync Input and Sync Output (For Coherent Sampling)

Sync Input and Sync Output is applicable to the FPGA (ZedBoard) and is not used in Standalone mode. The SYNC_IN SMA accepts an approximate 100MHz waveform signal to generate the system clock of the ZedBoard. For maximum performance, use a low-jitter clock that syncs to the user's analog function generator. The SYNC_OUT SMA outputs a 10MHz square waveform that syncs to the user's analog function generator. Both options are used for coherent sampling of the IC. Use only one option at a time. The relationship between $f_{\rm IN}$, $f_{\rm S}$, $N_{\rm CYCLES}$, and $M_{\rm SAMPLES}$ is given as follows:

$$\frac{f_{IN}}{f_{S}} = \frac{N_{CYCLES}}{M_{SAMPLES}}$$

where:

f_{IN} = Input frequency

f_S = Sampling frequency

N_{CYCLES} = Prime number of cycles in the sampled set

M_{SAMPLES} = Total number of samples

Ordering Information

PART	ТҮРЕ
MAX11253EVKIT#	EVKIT
MAX11254EVKIT#	EVKIT

#Denotes RoHS compliant.

Contact Avnet to purchase a ZedBoard to communicate with the MAX11253/MAX11254 EV kit.

This EV kit comes with two assembly options:

The MAX11253EVKIT# comes with a MAX11253ATJ+ in a 32-pin TQFN package.

The MAX11254EVKIT# comes with a MAX11254ATJ+ in a 32-pin TQFN package..

Both EV kit variations use the same PCB and bill of materials, and the only variation is the IC assembled at U1.

MAX1153/MAX11254 Family EV Kit Bill of Materials COMMENTS MICRO-USB -GL29K-G2J1-24-Z ASP-134604-01 10118192-0001LF KLDX-0202-B -S L29K-G1J2-1-Z BAS4002A-RPP PCC02SAAN PEC04DAAN PCC03SAAN **PEC02DAAN** PBC10SAAN PBC02DAAN BC04DAAN -1814832-1282834-0 **MBR05201** 82834-4 VALUE 4700PF 1000PF 0.01UF 3300PF 0.47UF 4.7UF 0.1UF 4.7UF 10UF 18PF 1UF A/A ISULLINS ELECTRONICS SULLINS ELECTRONICS SULLINS ELECTRONICS CORP. SULLINS ELECTRONIC SULLINS ELECTRONIC TYCO ELECTRONICS TYCO ELECTRONICS SEMICONDUCTOR KEMET/VENKEL FCI CONNECT KYCON TAIYO YUDEN FAIRCHILD NFINEON MURATA SULLINS SULLINS SAMTEC OSRAM OSRAM KEMET CORP. CORP. CORP. 202 MFG TDK TDK ΤŪΚ ΤŪΧ ΤDK TDK Ę ΤŪΚ 5001 C1608X7R1H104K080AA C2012X7R1E475K125AB C1608C0G1H103J080AA C1608C0G1H472J080AA C1608X5R1E475K080AC C1608C0G2A332J080AA C0603HQN101-180FNP GRM188R71E474KA12 C2012X5R1V106K085 **JMK107AB7105KA** C0603C102K1GAC .GL29K-G2J1-24-Z 10118192-0001LF KLDX-0202-B S L29K-G1J2-1-Z BAS4002A-RPP ASP-134604-01 PCC02SAAN PBC10SAAN **WFG PART #** PEC04DAAN PBC04DAAN **PEC02DAAN** PCC03SAAN **PBC02DAAN** 5-1814832-1 282834-0 MBR0520L 282834-4 C1-C3, C7-C9, C19, C21-C23, C27, C28, C31, C33, C40, C41, C44, C45, C52, C53, C56, C57, C64, C65, C68, C69, C76, C77, C80-C84, C95, C96, C99, C100, C116-C118, C121, C122, C125, C128, C129, C132, C135, C137-C143, C146, C147, C155, C166-C168, C176, C184, C187 C25, C34-C37, C46-C49, C58-C61, C70-C73, C156, C159, C162, C165, C171, C172, C175, C177-C179, C185 ТР13, ТР15-ТР18, ТР20, ТР22, ТР27, ТР29, ТР31, ТР33, ТР35[,] ТРЗ7, ТР46, ТР52-ТР54, ТР64, ТР65, ТР70, ТР71, ТР76, ТР80, C42, C43, C50, C51, C54 C4-C6, C20, C28, C29, C30, C38, C39, C42, C43, C50, C51, C5 C55, C62, C63, C66, C67, C74, C75, C78, C79, C93, C94, C97, C98, C113, C114, C119, C120, C123, C124, C144, C145, C152-C16-C18, C32, C150, C157, C158, C163, C164, C169, C170 C148, C149, C160, C161, C180-C183, C188 J65 J58 J27-J30, J47, J48, J54, J56-J16, J17, J24, J52, J31-J34, J39-J42, J66-J68 C154, C173, C174, C186 C115, C130, C131, C136 J35, J36, J43, J44 C24, C126, C127 J1, J25, J26 C133, C134 DS1, DS2 REF DES C10-C15 C85-C92 J10-J13, J49, J50 D2, D3 J2, J3 J4-J7 C151 DS3 J53 J59 151 5 J61 9 28 Ξ Ξ Ę 5 6 8 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 ШШ

MAX11253/MAX11254 Family Evaluation Kit

Evaluates: MAX11253/MAX11254

TEM	α τΥ	REF DES	MFG PART #	MFG	VALUE	COMMENTS
30	1	J62	282834-2	TE CONNECTIVITY	282834-2	
31	-	J69	PEC03DAAN	SULLINS ELECTRONICS CORP.	PEC03DAAN	
32	1	JMP1	22-28-4043	MOLEX	22-28-4043	
33	1	L1	MMZ1608B601C	TDK	600	
34	4	12-15	XPL2010-333ML	COILCRAFT	33UH	
35	4	R1-R4	RN73C1J49R9B; 9-1614353-1	TE CONNECTIVITY	49.9	
36	10	DE D8 D11 D67 D63 D01	BN73C1 110BBTG: 1611350-2		10	
00	7	NJ, NO-N 14, NJZ, NJJ, NJJ, NJ4			0	
37		R6	CRUMERE2373V	DALE/PANASONIC	237K	
38	9	R7, R197, R199, R201, R203, R205	ERJ3EKF7322V	PANASONIC	73.2K	
			CRCW060310K0FK;			
			9C06031A1002FK; ERJ-	VISHAY		
39	14	R15, R171, R172, R175-R179, R181-R186	3EKF1002V	DALE/PANASONIC	10K	
40	9	R16, R17, R162, R164, R166, R167	CRCW060349R9FK	VISHAY DALE	49.9	
41	¢	R18 R10 R105	CRCW06031001FK; CRCW06031K00FK; ERJ- 3FKF1001V	VISHAY DAI E/PANASONIC	ž	
42	16	R20-R27. R54-R61	CRCW06031M00FK; MCR03EZPFX1004	VISHAY DALE/ROHM	Ψ	
73	40	R28-R35, R40-R43, R46-R49, R62-R69, R81-R84, R87-R90, R97- R104	RG1608N-102-B-T1	SUSIMICOLTD	×	
2	2		CR0603-16W-000T; CR0603-		-	
44	12	R36-R39, R50, R51, R70-R72, R80, R91, R92	16W-000RJT	VENKEL LTD.	0	
45	4	R44, R45, R85, R86	TNPW06031K50BE; ERA- 3YEB152V	PANASONIC	1.5K	
46	44	R73-R79, R105, R111-R117, R139-R161, R168, R169, R187-R190	ERJ-3EKF28R0V	PANASONIC	28	
47	0	Rof. Rof.	TNPW060310K0BE; RN731.ITTD1002B	VISHAY DALE/KOA SPEER ELECTRONICS	10K	
	1		CRCW06030000ZS;			
10	c	D162 D165	MCR03EZPJ000; ERJ-		c	
40	4 4	R170 R170	CRCW/060315K/0FK	VISHAY DALE	15K	
20	•	R173	CRCW06030K20FK		2 2K	
51	-	R174	CRCW060312K0FK	VISHAY DALE	12K	
52	1	R180	CRCW06034K70FK	VISHAY DALE	4.7K	
53	2	R191, R194	PANASONIC;CRCW0603200 ZFK; MCR03EZPFX2002;ERJ- 3EKF2002V	VISHAY DALE/ROHM	20K	
54	-	R192	CRCW0603750KFK	VISHAY DALE	750K	
55	1	R193	CRCW0603165KFK	VISHAY DALE	165K	
56	1	R196	ERJ-3EKF3832	PANASONIC	38.3K	
57	2	R198, R200	ERJ3EKF6813V	PANASONIC	681K	
C L			CRCW060310R0FK;		0	
20 29		R204	CRCW0603124KFK		124K	
60	49	SU1-SU49	SX1100-B	KYCON	SX1100-B	
61	·	11	TGM-H240V8LF	HALO ELECTRONICS, INC	TGM-H240V8LF	
62	58	TP1-TP12,TP14,TP19,TP21,TP23-TP26,TP30,TP38-TP45,TP48- TP51,TP56-TP63,TP66-TP69,TP72-TP75,TP77- TP79,TP81,TP84,TP86,TP91,TP92,5V_TTL	5000	2	N/A	

MAX1153/MAX11254 Family EV Kit Bill of Materials (continued)

MAX11253/MAX11254 Family

Evaluation Kit

Evaluates: MAX11253/MAX11254

Evaluates: MAX11253/MAX11254

ITEM Q1	ry ref des	MFG PART #	MFG	VALUE	COMMENTS
63	5 TP28,TP83,TP88,TP90,TP96	2004	٤ '	N/A	
64	1 U1	MAX11254ATJ+	MAXIM	MAX11254ATJ+	
65	1 U5	MAX14935CAWE+	MAXIM	MAX14935CAWE+	
					MAX14931CASE
66	1 U6	MAX14935CAWE+	MAXIM	MAX14935CAWE+	+
67	1 U7	MAX6070AAUT18+	MAXIM	MAX6070AAUT18+	
68	1 U8	MAX6070AAUT30+	MAXIM	MAX6070AAUT30+	
69	1 U9	MAX6126AASA30+	MAXIM	MAX6126AASA30	
i					
70	1 U10	LTC6930HDCB-8.19	LINEAR TECHNOLOGY	LTC6930HDCB-8.19	
71	8 U11-U18	MA X9632AUA+	MAXIM	MAX9632AUA+	
72	2 U19, U20	MAX44205	MAXIM	MAX44205	
73	2 <mark> </mark> U21, U22	74LVC2G125DP	ż	74LVC2G125DP	
74	2 U23, U24	93LC66BT-I/OT	MICROCHIP	93LC66BT-I/OT	
			EUTURE TECHNOLOGY		
75	1 1 1 25	FT2232HL	DEVICES INTL LTD.	FT2232HL	
76	2 U26, U35	MAX15006BATT+	MAXIM	MAX15006BATT+	
27	1 U27	MAX16910CATA9+	MAXIM	MAX16910CATA9+	
78	1 U28	MAX13256ATB+	MAXIM	MAX13256ATB+	
29	1 U29	MAX15006CATT+	MAXIM	MAX15006CATT+	
80	1 U30	MAX8840ELT18+	MAXIM	MAX8840ELT18+	MAX8840ELT18+
81	3 U31, U33, U34	TPS7A3001DGN	TEXAS INSTRUMENTS	TPS7A3001DGN	
82	1 132	TPS7A4901DGN	TEXAS INSTRUMENTS	TPS7A4901DGN	
83	1 U36	MAX15006AATT+	MAXIM	MAX15006AATT+	
84	1 X1	ABM7-12.000MHZ-D2Y-T	ABRACON	12MHZ	
85	1 PCB	EPCB11254	MAXIM	PCB	

MAX1153/MAX11254 Family EV Kit Bill of Materials (continued)



MAX1153/MAX11254 Family EV Kit PCB Layout Diagrams





MAX1153/MAX11254 Family EV Kit—Bottom Silkscreen



MAX1153/MAX11254 Family EV Kit—Top Paste



MAX1153/MAX11254 Family EV Kit—Bottom Paste

Evaluates: MAX11253/MAX11254



MAX1153/MAX11254 Family EV Kit PCB Layout Diagrams (continued)



MAX1153/MAX11254 Family EV Kit —Internal 3



MAX1153/MAX11254 Family EV Kit—Internal 4



MAX1153/MAX11254 Family EV Kit—Internal 5

Evaluates: MAX11253/MAX11254



MAX1153/MAX11254 Family EV Kit PCB Layout Diagrams (continued)

MAX1153/MAX11254 Family EV Kit—Top



MAX1153/MAX11254 Family EV Kit —Bottom



MAX1153/MAX11254 Family EV Kit—Top Mask



MAX1153/MAX11254 Family EV Kit—Bottom Mask

MAX1153/MAX11254 Family EV Kit Schematic

ALL INPUTS +/- 3V MAX



















Evaluates: MAX11253/MAX11254

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/15	Initial release	—
1	5/15	Added the MAX11253 EV kit to data sheet	1–22
2	4/18	Updated PCB layout diagrams, schematic, and bill of materials	21-35

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) Факс: 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.