NXP Semiconductors

Data Sheet: Technical Data

Document Number: MPC5607B Rev. 9, 11/2017

MPC5607B Microcontroller





144 LQFP (20 mm x 20 mm)





LQFP176 (24 mm x 24 mm)

modules

MPC5607B

- Clock source from internal 128 kHz or 16 MHz oscillator supporting autonomous wakeup with 1 ms resolution with maximum timeout of 2 seconds
- Optional support for RTC with clock source from external 32 kHz crystal oscillator, supporting wakeup with 1 sec resolution and maximum timeout of 1 hour
- Up to 8 periodic interrupt timers (PIT) with 32-bit counter resolution
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 Class Two Plus
- Device/board boundary scan testing supported per Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1)
- On-chip voltage regulator (VREG) for regulation of input supply for all internal levels

Features

Data Sheet

- Single issue, 32-bit CPU core complex (e200z0h)
 - Compliant with the Power Architecture[®] technology embedded category
 - Enhanced instruction set allowing variable length encoding (VLE) for code size footprint reduction. With the optional encoding of mixed 16-bit and 32-bit instructions, it is possible to achieve significant code size footprint reduction.
- Up to 1.5 MB on-chip code flash memory supported with the flash memory controller
- 64 (4 \times 16) KB on-chip data flash memory with ECC
- Up to 96 KB on-chip SRAM
- Memory protection unit (MPU) with 8 region descriptors and 32-byte region granularity on certain family members (Refer to Table 1 for details.)
- Interrupt controller (INTC) capable of handling 204 selectable-priority interrupt sources
- Frequency modulated phase-locked loop (FMPLL)
- Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters
- 16-channel eDMA controller with multiple transfer request sources using DMA multiplexer
- Boot assist module (BAM) supports internal Flash programming via a serial link (CAN or SCI)
- Timer supports I/O channels providing a range of 16-bit input capture, output compare, and pulse width modulation functions (eMIOS)
- 2 analog-to-digital converters (ADC): one 10-bit and one 12-bit
- Cross Trigger Unit to enable synchronization of ADC conversions with a timer event from the eMIOS or PIT
- Up to 6 serial peripheral interface (DSPI) modules

NXP reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.



100 LQFP (14 mm x 14mm)

Up to 10 serial communication interface (LINFlex)

- Up to 6 enhanced full CAN (FlexCAN) modules with configurable buffers
- 1 inter-integrated circuit (I²C) interface module
- Up to 149 configurable general purpose pins supporting input and output operations (package dependent)
- Real-Time Counter (RTC)

Table of Contents

1		luction							
	1.1	Description							
2		diagram							
3		age pinouts and signal descriptions							
	3.1	Package pinouts							
	3.2	Pad configuration during reset phases11							
	3.3	Pad configuration during standby mode exit							
	3.4	Voltage supply pins							
	3.5	Pad types							
	3.6	System pins13							
	3.7	Functional port pins14							
	3.8	Nexus 2+ pins							
4		rical characteristics							
	4.1	Parameter classification							
	4.2	NVUSRO register							
		4.2.1 NVUSRO[PAD3V5V] field description							
		4.2.2 NVUSRO[OSCILLATOR_MARGIN] field description							
		36							
		4.2.3 NVUSRO[WATCHDOG_EN] field description36							
	4.3	Absolute maximum ratings							
	4.4	Recommended operating conditions							
	4.5	Thermal characteristics							
		4.5.1 External ballast resistor recommendations40							
		4.5.2 Package thermal characteristics							
		4.5.3 Power considerations							
	4.6	I/O pad electrical characteristics							
		4.6.1 I/O pad types							
		4.6.2 I/O input DC characteristics							
		4.6.3 I/O output DC characteristics							
		4.6.4 Output pin transition times							
		4.6.5 I/O pad current specification47							
		4.6.6 RESET electrical characteristics							
	4.7	Power management electrical characteristics							
		4.7.1 Voltage regulator electrical characteristics57							
		4.7.2 Low voltage detector electrical characteristics .59							
	4.8	Power consumption61							
	4.9	Flash memory electrical characteristics							

		4.9.1 Program/erase characteristics
		4.9.2 Flash power supply DC characteristics 64
		4.9.3 Start-up/Switch-off timings
	4.10	Electromagnetic compatibility (EMC) characteristics 65
		4.10.1 Designing hardened software to avoid noise
		problems
		4.10.2 Electromagnetic interference (EMI)
		4.10.3 Absolute maximum ratings (electrical sensitivity)66
	4.11	Fast external crystal oscillator (4 to 16 MHz) electrical
		characteristics
	4.12	Slow external crystal oscillator (32 kHz) electrical
		characteristics
	4.13	
	4.14	
		characteristics
	4.15	Slow internal RC oscillator (128 kHz) electrical
		characteristics
	4.16	ADC electrical characteristics
		4.16.1 Introduction
		4.16.2 Input impedance and ADC accuracy
		4.16.3 ADC electrical characteristics
	4.17	
		4.17.1 Current consumption
		4.17.2 DSPI characteristics
		4.17.3 Nexus characteristics
		4.17.4 JTAG characteristics
5	Pack	age characteristics
	5.1	Package mechanical data
		5.1.1 176 LQFP 97
		5.1.2 144 LQFP 100
		5.1.3 100 LQFP 102
		5.1.4 208 MAPBGA 105
6	Orde	ring information
7	Revis	sion history 109

1 Introduction

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device.

1.1 Description

This family of 32-bit system-on-chip (SoC) microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding family of automotive-focused products designed to address the next wave of body electronics applications within the vehicle.

The advanced and cost-efficient e200z0h host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (Auxiliary Processor Unit), providing improved code density. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

Feature		MPC5605B		MPC	5606B	MPC5607B			
CPU	e200z0h								
Execution speed ²	Up to 64 MHz								
Code flash memory		768 KB		11	ИB	1.5 MB			
Data flash memory			6	4 (4 $ imes$ 16) K	В				
SRAM		64 KB		80	KB	96 KB			
MPU				8-entry					
eDMA				16 ch					
10-bit ADC				Yes					
dedicated ³	7 ch	15 ch	29 ch	15 ch		29 ch			
shared with 12-bit ADC	19 ch								
12-bit ADC	Yes								
dedicated ⁴	5 ch								
shared with 10-bit ADC	19 ch								
Total timer I/O ⁵ eMIOS	37 ch, 16-bit			64 ch, 16-bit					
Counter / OPWM / ICOC ⁶		10 ch							
O(I)PWM / OPWFMB / OPWMCB / ICOC ⁷				7 ch					
O(I)PWM / ICOC ⁸	7 ch	7 ch 14 ch							
OPWM / ICOC ⁹	13 ch	sh 33 ch							
SCI (LINFlex)	4		٤	3		10			
SPI (DSPI)	3	5	6	5		6			
CAN (FlexCAN)	6								
l ² C				1					

Table 1. MPC5607B family comparison¹

I

Block diagram

Table 1. MPC5607B family comparison ¹	(continued)
--	-------------

Feature	MPC5605B			MPC	5606B	MPC5607B		
32 KHz oscillator		Yes						
GPIO ¹⁰	77	121	149	121	149			
Debug	JTAG						N2+	
Package	100 LQFP	144 LQFP	176 LQFP	144 LQFP	176 LQFP	176 LQFP	208 MAP BGA ¹¹	

¹ Feature set dependent on selected peripheral multiplexing; table shows example

² Based on 125 °C ambient operating temperature

³ Not shared with 12-bit ADC, but possibly shared with other alternate functions

⁴ Not shared with 10-bit ADC, but possibly shared with other alternate functions

⁵ See the eMIOS section of the chip reference manual for information on the channel configuration and functions.

⁶ Each channel supports a range of modes including Modulus counters, PWM generation, Input Capture, Output Compare.

⁷ Each channel supports a range of modes including PWM generation with dead time, Input Capture, Output Compare.

⁸ Each channel supports a range of modes including PWM generation, Input Capture, Output Compare, Period and Pulse width measurement.

⁹ Each channel supports a range of modes including PWM generation, Input Capture, and Output Compare.

¹⁰ Maximum I/O count based on multiplexing with peripherals

¹¹ 208 MAPBGA available only as development package for Nexus2+

2 Block diagram

Figure 1 shows a top-level block diagram of the MPC5607B.

Block diagram



Figure 1. MPC5607B block diagram

Table 2 summarizes the functions of the blocks present on the MPC5607B.

Block	Function						
Analog-to-digital converter (ADC)	Converts analog voltages to digital values						
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device						
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks						
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity						
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT						
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.						
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices						
Enhanced direct memory access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via " <i>n</i> " programmable channels						
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events						
Error correction status module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes						
Flash memory	Provides non-volatile storage for program code, constants and variables						
FlexCAN (controller area network)	Supports the standard CAN communications protocol						
Frequency-modulated phase-locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation						
Inter-integrated circuit (I ² C) bus	Two-wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices						
Internal multiplexer (IMUX) SIU subblock	Allows flexible mapping of peripheral interface on the different pins of the device						
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests						
JTAG controller (JTAGC)	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode						
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load						
Memory protection unit (MPU)	Provides hardware access control for all memory references generated in a device						
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and modetransition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications						
Non-maskable interrupt (NMI)	Handles external events that must produce an immediate response, such as power down detection						

Table 2. MPC5607B series block summary

Table 2. MPC5607B series block summary	(continued)
--	-------------

Block	Function
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU
Real-time counter (RTC)	A free running counter used for time keeping applications, the RTC can be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low-power mode)
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks
Software watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	The wakeup unit supports up to 27 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.

Package pinouts and signal descriptions

3 Package pinouts and signal descriptions

3.1 Package pinouts

The available LQFP pinouts and the ballmap are provided in the following figures. For pin signal descriptions, please see Table 5.

Figure 2 shows the MPC5607B in the 176 LQFP package.





Figure 3 shows the MPC5607B in the 144 LQFP package.



Figure 3. 144 LQFP pin configuration

Figure 4 shows the MPC5607B in the 100 LQFP package.



Figure 4. 100 LQFP pin configuration

Figure 5 shows the MPC5607B in the 208 MAPBGA package.

Package pinouts and signal descriptions

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	PC[8]	PC[13]	PH[15]	PJ[4]	PH[8]	PH[4]	PC[5]	PC[0]	PI[0]	PI[1]	PC[2]	PI[4]	PE[15]	PH[11]	NC	NC	A
В	PC[9]	PB[2]	PH[13]	PC[12]	PE[6]	PH[5]	PC[4]	PH[9]	PH[10]	PI[2]	PC[3]	PG[11]	PG[15]	PG[14]	PA[11]	PA[10]	в
С	PC[14]	VDD_HV	PB[3]	PE[7]	PH[7]	PE[5]	PE[3]	VSS_LV	PC[1]	PI[3]	PA[5]	PI[5]	PE[14]	PE[12]	PA[9]	PA[8]	С
D	PH[14]	PI[6]	PC[15]	PI[7]	PH[6]	PE[4]	PE[2]	VDD_LV	VDD_HV	NC	PA[6]	PH[12]	PG[10]	PF[14]	PE[13]	PA[7]	D
Е	PG[4]	PG[5]	PG[3]	PG[2]					1		4		PG[1]	PG[0]	PF[15]	VDD_HV	Е
F	PE[0]	PA[2]	PA[1]	PE[1]									PH[0]	PH[1]	PH[3]	PH[2]	F
G	PE[9]	PE[8]	PE[10]	PA[0]			VSS_HV	VSS_HV	VSS_HV	VSS_HV			VDD_HV	PI[12]	PI[13]	MSEO	G
н	VSS_HV	PE[11]	VDD_HV	NC			VSS_HV	VSS_HV	VSS_HV	VSS_HV			MDO3	MDO2	MDO0	MDO1	н
J	RESET	VSS_LV	NC	NC			VSS_HV	VSS_HV	VSS_HV	VSS_HV			PI[8]	PI[9]	PI[10]	PI[11]	J
к	EVTI	NC	VDD_BV	VDD_LV			VSS_HV	VSS_HV	VSS_HV	VSS_HV			VDD_HV _ADC1	PG[12]	PA[3]	PG[13]	к
L	PG[9]	PG[8]	NC	EVTO			<u> </u>	L	1	1	1		PB[15]	PD[15]	PD[14]	PB[14]	L
М	PG[7]	PG[6]	PC[10]	PC[11]									PB[13]	PD[13]	PD[12]	PB[12]	М
Ν	PB[1]	PF[9]	PB[0]	VDD_HV	PJ[0]	PA[4]	VSS_LV	EXTAL	VDD_HV	PF[0]	PF[4]	VSS_HV _ADC1	PB[11]	PD[10]	PD[9]	PD[11]	Ν
Ρ	PF[8]	PJ[3]	PC[7]	PJ[2]	PJ[1]	PA[14]	VDD_LV	XTAL	PB[10]	PF[1]	PF[5]	PD[0]	PD[3]	VDD_HV _ADC0	PB[6]	PB[7]	Ρ
R	PF[12]	PC[6]	PF[10]	PF[11]	VDD_HV	PA[15]	PA[13]	PI[14]	XTAL32	PF[3]	PF[7]	PD[2]	PD[4]	PD[7]	VSS_HV _ADC0	PB[5]	R
т	NC	NC	NC	МСКО	NC	PF[13]	PA[12]	PI[15]	EXTAL 32	PF[2]	PF[6]	PD[1]	PD[5]	PD[6]	PD[8]	PB[4]	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
NO	NOTE: The 208 MAPBGA is available only as development package for Nexus 2+.										NC	= Not c	onnecte	эd			

Figure 5. 208 MAPBGA configuration

3.2 Pad configuration during reset phases

All pads have a fixed configuration under reset.

During the power-up phase, all pads are forced to tristate.

After power-up phase, all pads are tristate with the following exceptions:

- PA[9] (FAB) is pull-down. Without external strong pull-up the device starts fetching from flash.
- PA[8], PC[0] and PH[9:10] are in input weak pull-up when out of reset. ٠
- RESET pad is driven low by the device till 40 FIRC clock cycles after phase2 completion. ٠ Minimum phase3 duration is 40 FIRC cycles.
- Nexus output pads (MDO[n], MCKO, EVTO, MSEO) are forced to output. ٠

3.3 Pad configuration during standby mode exit

Pad configuration (input buffer enable, pull enable) for low-power wakeup pads is controlled by both the SIUL and WKPU modules. During standby exit, all low power pads PA[0,1,2,4,15], PB[1,3,8,9,10]¹, PC[7,9,11], PD[0,1], PE[0,9,11], PF[9,11,13]², PG[3,5,7,9]², PI[1,3]³ are configured according to their respective configuration done in the WKPU module. All other pads will have the same configuration as expected after a reset.

The TDO pad has been moved into the STANDBY domain in order to allow low-power debug handshaking in STANDBY mode. However, no pull-resistor is active on the TDO pad while in STANDBY mode. At this time the pad is configured as an input. When no debugger is connected the TDO pad is floating causing additional current consumption.

To avoid the extra consumption TDO must be connected. An external pull-up resistor in the range of 47–100 kOhms should be added between the TDO pin and VDD. Only if the TDO pin is used as an application pin and a pull-up cannot be used should a pull-down resistor with the same value be used instead between the TDO pin and GND.

3.4 Voltage supply pins

Voltage supply pins are used to provide power to the device. Three dedicated VDD_LV/VSS_LV supply pairs are used for 1.2 V regulator stabilization.

Port pin	Function		Pin nu	umber	
Port pin	Function	100 LQFP	144 LQFP	176 LQFP	208 MAPBGA
VDD_HV	Digital supply voltage	15, 37, 70, 84	19, 51, 100, 123	6, 27, 59, 85, 124, 151	C2, D9, E16, G13, H3, N4, N9, R5
VSS_HV	Digital ground	14, 16, 35, 69, 83	18, 20, 49, 99, 122	7, 26, 28, 57, 86, 123, 150	G7, G8, G9, G10, H7, H8, H9, H10, J7, J8, J9, J10, K7, K8, K9, K10
VDD_LV	1.2 V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V_{SS_LV} pin. ¹	19, 32, 85	23, 46, 124	31, 54, 152	D8, K4, P7
VSS_LV	1.2 V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V_{DD_LV} pin. ¹	18, 33, 86	22, 47, 125	30, 55, 153	C8, J2, N7
VDD_BV	Internal regulator supply voltage	20	24	32	K3

Table 3. Voltage supply pin descriptions

1. PB[8, 9] ports have wakeup functionality in all modes except STANDBY.

3. PI[1,3] are not available in the 144-pin LQFP.

^{2.} PF[9,11,13], PG[3,5,7,9], PI[1,3] are not available in the 100-pin LQFP.

Port pin	Function		Pin number					
Port pill	Function	100 LQFP	144 LQFP	176 LQFP	208 MAPBGA			
VSS_HV_ADC0	Reference ground and analog ground for the A/D converter 0 (10-bit)	51	73	89	R15			
VDD_HV_ADC0	Reference voltage and analog supply for the A/D converter 0 (10-bit)	52	74	90	P14			
VSS_HV_ADC1	Reference ground and analog ground for the A/D converter 1 (12-bit)	59	81	98	N12			
VDD_HV_ADC1	Reference voltage and analog supply for the A/D converter 1 (12-bit)	60	82	99	K13			

Table 3. Voltage supply pir	descriptions (continued)
-----------------------------	--------------------------

¹ A decoupling capacitor must be placed between each of the three VDD_LV/VSS_LV supply pairs to ensure stable voltage (see the recommended operating conditions in the device data sheet).

3.5 Pad types

In the device the following types of pads are available for system pins and functional port pins:

 $S = Slow^1$

 $M = Medium^{1 2}$

 $F = Fast^{1/2}$

I = Input only with analog feature¹

J = Input/Output ('S' pad) with analog feature

X = Oscillator

3.6 System pins

The system pins are listed in Table 4.

Table 4. System pin descriptions

	E a			Pin number					
Port pin	Function	I/O direction	Pad type	RESET configuration	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 1	
RESET	Bidirectional reset with Schmitt-Trigger characteristics and noise filter.	I/O	М	Input weak pull-up after RGM PHASE2 and 40 FIRC cycles	17	21	29	J1	

^{1.} See the I/O pad electrical characteristics in the chip data sheet for details.

^{2.} All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium. The only exception is PC[1] which is in medium configuration by default (see the PCR.SRC description in the chip reference manual, Pad Configuration Registers (PCR0–PCR148)).

Package pinouts and signal descriptions

		u			Pin number					
Port pin	Function Function Function		100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 1				
EXTAL	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode.	I/O	Х	Tristate	36	50	58	N8		
XTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator bypass mode is used.	Ι	Х	Tristate	34	48	56	P8		

 Table 4. System pin descriptions (continued)

¹ 208 MAPBGA available only as development package for Nexus2+

3.7 Functional port pins

The functional port pins are listed in Table 5.

		ion ¹			2		n ³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
	Port A										
PA[0]	PCR[0]	AF0 AF1 AF2 AF3 —	GPIO[0] E0UC[0] CLKOUT E0UC[13] WKPU[19] ⁵	SIUL eMIOS_0 MC_CGM eMIOS_0 WKPU	I/O I/O 0 I/O I	М	Tristate	12	16	24	G4
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 —	GPIO[1] E0UC[1] NMI ⁶ — WKPU[2] ⁵	SIUL eMIOS_0 WKPU WKPU	I/O I/O I I	S	Tristate	7	11	19	F3
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — MA[2] WKPU[3] ⁵	SIUL eMIOS_0 ADC_0 WKPU	/O /O 	S	Tristate	5	9	17	F2

		ion ¹			2		n ³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PA[3]	PCR[3]	AF0 AF1 AF2 AF3 —	GPIO[3] E0UC[3] LIN5TX CS4_1 EIRQ[0] ADC1_S[0]	SIUL eMIOS_0 LINFlex_5 DSPI_1 SIUL ADC_1	I/O I/O O I I	J	Tristate	68	90	114	K15
PA[4]	PCR[4]	AF0 AF1 AF2 AF3 —	GPIO[4] E0UC[4] — CS0_1 LIN5RX WKPU[9] ⁵	SIUL eMIOS_0 DSPI_1 LINFlex_5 WKPU	/O /O /O 	S	Tristate	29	43	51	N6
PA[5]	PCR[5]	AF0 AF1 AF2 AF3	GPIO[5] E0UC[5] LIN4TX —	SIUL eMIOS_0 LINFlex_4 —	I/O I/O O	М	Tristate	79	118	146	C11
PA[6]	PCR[6]	AF0 AF1 AF2 AF3 —	GPIO[6] E0UC[6] — CS1_1 EIRQ[1] LIN4RX	SIUL eMIOS_0 DSPI_1 SIUL LINFlex_4	/O /O — 0 	S	Tristate	80	119	147	D11
PA[7]	PCR[7]	AF0 AF1 AF2 AF3 —	GPIO[7] E0UC[7] LIN3TX — EIRQ[2] ADC1_S[1]	SIUL eMIOS_0 LINFlex_3 SIUL ADC_1	I/O I/O O I I I	J	Tristate	71	104	128	D16
PA[8]	PCR[8]	AF0 AF1 AF2 AF3 — N/A ⁷ —	GPIO[8] EOUC[8] EOUC[14] — EIRQ[3] ABS[0] LIN3RX	SIUL eMIOS_0 eMIOS_0 	/O /O /O 	S	Input, weak pull-up	72	105	129	C16
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 N/A ⁷	GPIO[9] E0UC[9] — CS2_1 FAB	SIUL eMIOS_0 DSPI_1 BAM	I/O I/O — 0 I	S	Pull- down	73	106	130	C15

.

		tion ¹			1 ²		n ³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PA[10]	PCR[10]	AF0 AF1 AF2 AF3 —	GPIO[10] E0UC[10] SDA LIN2TX ADC1_S[2]	SIUL eMIOS_0 I ² C_0 LINFlex_2 ADC_1	I/O I/O I/O I	J	Tristate	74	107	131	B16
PA[11]	PCR[11]	AF0 AF1 AF2 AF3 — — —	GPIO[11] E0UC[11] SCL EIRQ[16] LIN2RX ADC1_S[3]	SIUL eMIOS_0 I ² C_0 SIUL LINFlex_2 ADC_1	I/O I/O I/O I/O I I I I	J	Tristate	75	108	132	B15
PA[12]	PCR[12]	AF0 AF1 AF2 AF3 —	GPIO[12] 	SIUL eMIOS_0 DSPI_1 SIUL DSPI_0	I/O I/O I I	S	Tristate	31	45	53	T7
PA[13]	PCR[13]	AF0 AF1 AF2 AF3	GPIO[13] SOUT_0 E0UC[29] —	SIUL DSPI_0 eMIOS_0 —	I/O O I/O —	М	Tristate	30	44	52	R7
PA[14]	PCR[14]	AF0 AF1 AF2 AF3 —	GPIO[14] SCK_0 CS0_0 E0UC[0] EIRQ[4]	SIUL DSPI_0 DSPI_0 eMIOS_0 SIUL	I/O I/O I/O I/O I	М	Tristate	28	42	50	P6
PA[15]	PCR[15]	AF0 AF1 AF2 AF3 —	GPIO[15] CS0_0 SCK_0 E0UC[1] WKPU[10] ⁵	SIUL DSPI_0 DSPI_0 eMIOS_0 WKPU	I/O I/O I/O I/O I	М	Tristate	27	40	48	R6
				Port	В						
PB[0]	PCR[16]	AF0 AF1 AF2 AF3	GPIO[16] CAN0TX E0UC[30] LIN0TX	SIUL FlexCAN_0 eMIOS_0 LINFlex_0	I/O O I/O O	Μ	Tristate	23	31	39	N3

 Table 5. Functional port pin descriptions (continued)

		tion ¹			1 ²		n ³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PB[1]	PCR[17]	AF0 AF1 AF2 AF3 — —	GPIO[17] E0UC[31] WKPU[4] ⁵ CAN0RX LIN0RX	SIUL eMIOS_0 WKPU FlexCAN_0 LINFlex_0	I/O /O 	S	Tristate	24	32	40	N1
PB[2]	PCR[18]	AF0 AF1 AF2 AF3	GPIO[18] LIN0TX SDA E0UC[30]	SIUL LINFlex_0 I ² C_0 eMIOS_0	I/O O I/O I/O	М	Tristate	100	144	176	B2
PB[3]	PCR[19]	AF0 AF1 AF2 AF3 —	GPIO[19] E0UC[31] SCL WKPU[11] ⁵ LIN0RX	SIUL eMIOS_0 I ² C_0 — WKPU LINFlex_0	I/O I/O I/O I	S	Tristate	1	1	1	C3
PB[4]	PCR[20]	AF0 AF1 AF2 AF3 — —	 ADC0_P[0] ADC1_P[0] GPI0[20]		 	Ι	Tristate	50	72	88	T16
PB[5]	PCR[21]	AF0 AF1 AF2 AF3 — —			 	Ι	Tristate	53	75	91	R16
PB[6]	PCR[22]	AF0 AF1 AF2 AF3 — — —	 ADC0_P[2] ADC1_P[2] GPI0[22]		 	Ι	Tristate	54	76	92	P15

.

		tion ¹			2		n ³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PB[7]	PCR[23]	AF0 AF1 AF2 AF3 — —	 ADC0_P[3] ADC1_P[3] GPIO[23]		 - 	Ι	Tristate	55	77	93	P16
PB[8]	PCR[24]	AF0 AF1 AF2 AF3 — — —	GPIO[24] — — OSC32K_XTAL ⁸ WKPU[25] ⁵ ADC0_S[0] ADC1_S[4]	SIUL — — OSC32K WKPU ADC_0 ADC_1	 - ⁹ 	Ι	_	39	53	61	R9
PB[9]	PCR[25]	AF0 AF1 AF2 AF3 — — —	GPIO[25] — — OSC32K_EXTAL ⁸ WKPU[26] ⁵ ADC0_S[1] ADC1_S[5]	SIUL — — OSC32K WKPU ADC_0 ADC_1	 - 9 	Ι	_	38	52	60	T9
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 — —	GPIO[26] — — — WKPU[8] ⁵ ADC0_S[2] ADC1_S[6]	SIUL — — WKPU ADC_0 ADC_1	/O 	J	Tristate	40	54	62	P9
PB[11]	PCR[27]	AF0 AF1 AF2 AF3 —	GPIO[27] E0UC[3] — CS0_0 ADC0_S[3]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O I/O I	J	Tristate			97	N13
PB[12]	PCR[28]	AF0 AF1 AF2 AF3 —	GPIO[28] E0UC[4] — CS1_0 ADC0_X[0]	SIUL eMIOS_0 DSPI_0 ADC_0	I/O I/O — 0 I	J	Tristate	61	83	101	M16

 Table 5. Functional port pin descriptions (continued)

		ion ¹			2		ء		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PB[13]	PCR[29]	AF0 AF1 AF2 AF3	GPIO[29] E0UC[5] — CS2_0 ADC0_X[1]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O —	J	Tristate	63	85	103	M13
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ADC0_X[2]	SIUL eMIOS_0 DSPI_0 ADC_0	I/O I/O — 0 I	J	Tristate	65	87	105	L16
PB[15]	PCR[31]	AF0 AF1 AF2 AF3 —	GPIO[31] E0UC[7] — CS4_0 ADC0_X[3]	SIUL eMIOS_0 DSPI_0 ADC_0	I/O I/O — 0 I	J	Tristate	67	89	107	L13
				Port	С					L	
PC[0] ¹⁰	PCR[32]	AF0 AF1 AF2 AF3	GPIO[32] — TDI —	SIUL — JTAGC —	I/O I	М	Input, weak pull-up	87	126	154	A8
PC[1] ¹⁰	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO —	SIUL — JTAGC —	I/O — 0 —	F ¹¹	Tristate	82	121	149	C9
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX DEBUG[0] EIRQ[5]	SIUL DSPI_1 FlexCAN_4 SSCM SIUL	I/O I/O O I	М	Tristate	78	117	145	A11
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — —	GPIO[35] CS0_1 MA[0] DEBUG[1] EIRQ[6] CAN1RX CAN4RX	SIUL DSPI_1 ADC_0 SSCM SIUL FlexCAN_1 FlexCAN_4	I/O I/O O I I I	S	Tristate	77	116	144	B11
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 — — —	GPIO[36] E1UC[31] — DEBUG[2] EIRQ[18] SIN_1 CAN3RX	SIUL eMIOS_1 SSCM SIUL DSPI_1 FlexCAN_3	/0 /0 0 	М	Tristate	92	131	159	B7

Table 5. Functiona	l port pin	descriptions	(continued)
--------------------	------------	--------------	-------------

		ion ¹			2		n ³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 —	GPIO[37] SOUT_1 CAN3TX DEBUG[3] EIRQ[7]	SIUL DSPI_1 FlexCAN_3 SSCM SIUL	000-	Μ	Tristate	91	130	158	A7
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX E1UC[28] DEBUG[4]	SIUL LINFlex_1 eMIOS_1 SSCM	I/O O /O O	S	Tristate	25	36	44	R2
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 —	GPIO[39] — E1UC[29] DEBUG[5] LIN1RX WKPU[12] ⁵	SIUL eMIOS_1 SSCM LINFlex_1 WKPU	I/O 	S	Tristate	26	37	45	P3
PC[8]	PCR[40]	AF0 AF1 AF2 AF3	GPIO[40] LIN2TX E0UC[3] DEBUG[6]	SIUL LINFlex_2 eMIOS_0 SSCM	I/O O I/O O	S	Tristate	99	143	175	A1
PC[9]	PCR[41]	AF0 AF1 AF2 AF3 —	GPIO[41] — E0UC[7] DEBUG[7] WKPU[13] ⁵ LIN2RX	SIUL eMIOS_0 SSCM WKPU LINFlex_2	I/O — I/O 0 I I	S	Tristate	2	2	2	B1
PC[10]	PCR[42]	AF0 AF1 AF2 AF3	GPIO[42] CAN1TX CAN4TX MA[1]	SIUL FlexCAN_1 FlexCAN_4 ADC_0	I/O O O O	М	Tristate	22	28	36	М3
PC[11]	PCR[43]	AF0 AF1 AF2 AF3 — —	GPIO[43] — MA[2] WKPU[5] ⁵ CAN1RX CAN4RX	SIUL — ADC_0 WKPU FlexCAN_1 FlexCAN_4	/0 - 	S	Tristate	21	27	35	M4
PC[12]	PCR[44]	AF0 AF1 AF2 AF3 —	GPIO[44] E0UC[12] EIRQ[19] SIN_2	SIUL eMIOS_0 SIUL DSPI_2	I/O I/O — I I	М	Tristate	97	141	173	B4

 Table 5. Functional port pin descriptions (continued)

		ion ¹			5		³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PC[13]	PCR[45]	AF0 AF1 AF2 AF3	GPIO[45] E0UC[13] SOUT_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O O	S	Tristate	98	142	174	A2
PC[14]	PCR[46]	AF0 AF1 AF2 AF3	GPIO[46] E0UC[14] SCK_2 	SIUL eMIOS_0 DSPI_2 —	I/O I/O I/O -	S	Tristate	3	3	3	C1
PC[15]	PCR[47]	AF0 AF1 AF2 AF3	EIRQ[8] GPIO[47] E0UC[15] CS0_2 — EIRO[20]	SIUL SIUL eMIOS_0 DSPI_2 	 /O /O /O	М	Tristate	4	4	4	D3
	— EIRQ[20] SIUL I <th< th=""></th<>										
PD[0]	PCR[48]	AF0 AF1 AF2 AF3 — —	GPIO[48] — — WKPU[27] ⁵ ADC0_P[4] ADC1_P[4]	SIUL — — WKPU ADC_0 ADC_1	 	I	Tristate	41	63	77	P12
PD[1]	PCR[49]	AF0 AF1 AF2 AF3 — —	GPIO[49] — — WKPU[28] ⁵ ADC0_P[5] ADC1_P[5]	SIUL — — WKPU ADC_0 ADC_1	 	Ι	Tristate	42	64	78	T12
PD[2]	PCR[50]	AF0 AF1 AF2 AF3 —	GPIO[50] — — — ADC0_P[6] ADC1_P[6]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	43	65	79	R12
PD[3]	PCR[51]	AF0 AF1 AF2 AF3 —	GPIO[51] — — ADC0_P[7] ADC1_P[7]	SIUL — — ADC_0 ADC_1	 	Ι	Tristate	44	66	80	P13

 Table 5. Functional port pin descriptions (continued)

		tion ¹			2		n ³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PD[4]	PCR[52]	AF0 AF1 AF2 AF3 —	GPIO[52] — — — ADC0_P[8] ADC1_P[8]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	45	67	81	R13
PD[5]	PCR[53]	AF0 AF1 AF2 AF3 —	GPIO[53] — — ADC0_P[9] ADC1_P[9]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	46	68	82	T13
PD[6]	PCR[54]	AF0 AF1 AF2 AF3 —	GPIO[54] — — ADC0_P[10] ADC1_P[10]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	47	69	83	T14
PD[7]	PCR[55]	AF0 AF1 AF2 AF3 —	GPIO[55] — — — ADC0_P[11] ADC1_P[11]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	48	70	84	R14
PD[8]	PCR[56]	AF0 AF1 AF2 AF3 —	GPIO[56] — — ADC0_P[12] ADC1_P[12]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	49	71	87	T15
PD[9]	PCR[57]	AF0 AF1 AF2 AF3 —	GPIO[57] — — ADC0_P[13] ADC1_P[13]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	56	78	94	N15
PD[10]	PCR[58]	AF0 AF1 AF2 AF3 —	GPIO[58] — — ADC0_P[14] ADC1_P[14]	SIUL — — ADC_0 ADC_1	 	Ι	Tristate	57	79	95	N14

 Table 5. Functional port pin descriptions (continued)

		ion ¹			5		33		Pin n	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PD[11]	PCR[59]	AF0 AF1 AF2 AF3 —	GPIO[59] — — — ADC0_P[15] ADC1_P[15]	SIUL — — ADC_0 ADC_1	 	Ι	Tristate	58	80	96	N16
PD[12]	PCR[60]	AF0 AF1 AF2 AF3 —	GPIO[60] CS5_0 E0UC[24] ADC0_S[4]	SIUL DSPI_0 eMIOS_0 — ADC_0	I/O O I/O I	J	Tristate		_	100	M15
PD[13]	PCR[61]	AF0 AF1 AF2 AF3 —	GPIO[61] CS0_1 E0UC[25] — ADC0_S[5]	SIUL DSPI_1 eMIOS_0 ADC_0	I/O I/O I/O I	J	Tristate	62	84	102	M14
PD[14]	PCR[62]	AF0 AF1 AF2 AF3 —	GPIO[62] CS1_1 E0UC[26] — ADC0_S[6]	SIUL DSPI_1 eMIOS_0 ADC_0	I/O O I/O I	J	Tristate	64	86	104	L15
PD[15]	PCR[63]	AF0 AF1 AF2 AF3 —	GPIO[63] CS2_1 E0UC[27] — ADC0_S[7]	SIUL DSPI_1 eMIOS_0 — ADC_0	I/O O I/O I	J	Tristate	66	88	106	L14
				Port	Е		1				
PE[0]	PCR[64]	AF0 AF1 AF2 AF3 —	GPIO[64] E0UC[16] — WKPU[6] ⁵ CAN5RX	SIUL eMIOS_0 — — WKPU FlexCAN_5	I/O I/O — I I	S	Tristate	6	10	18	F1
PE[1]	PCR[65]	AF0 AF1 AF2 AF3	GPIO[65] E0UC[17] CAN5TX —	SIUL eMIOS_0 FlexCAN_5 —	I/O I/O O	М	Tristate	8	12	20	F4
PE[2]	PCR[66]	AF0 AF1 AF2 AF3 —	GPIO[66] E0UC[18] — EIRQ[21] SIN_1	SIUL eMIOS_0 — SIUL DSPI_1	I/O I/O — I I	М	Tristate	89	128	156	D7

 Table 5. Functional port pin descriptions (continued)

		tion ¹			1 ²		n ³	Pin number			
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PE[3]	PCR[67]	AF0 AF1 AF2 AF3	GPIO[67] E0UC[19] SOUT_1 —	SIUL eMIOS_0 DSPI_1 —	I/O I/O O	М	Tristate	90	129	157	C7
PE[4]	PCR[68]	AF0 AF1 AF2 AF3 —	GPIO[68] E0UC[20] SCK_1 — EIRQ[9]	SIUL eMIOS_0 DSPI_1 SIUL	I/O I/O I/O I	М	Tristate	93	132	160	D6
PE[5]	PCR[69]	AF0 AF1 AF2 AF3	GPIO[69] E0UC[21] CS0_1 MA[2]	SIUL eMIOS_0 DSPI_1 ADC_0	I/O I/O I/O O	М	Tristate	94	133	161	C6
PE[6]	PCR[70]	AF0 AF1 AF2 AF3 —	GPIO[70] E0UC[22] CS3_0 MA[1] EIRQ[22]	SIUL eMIOS_0 DSPI_0 ADC_0 SIUL	I/O I/O O I	М	Tristate	95	139	167	B5
PE[7]	PCR[71]	AF0 AF1 AF2 AF3 —	GPIO[71] E0UC[23] CS2_0 MA[0] EIRQ[23]	SIUL eMIOS_0 DSPI_0 ADC_0 SIUL	I/O I/O O I	М	Tristate	96	140	168	C4
PE[8]	PCR[72]	AF0 AF1 AF2 AF3	GPIO[72] CAN2TX E0UC[22] CAN3TX	SIUL FlexCAN_2 eMIOS_0 FlexCAN_3	I/O O I/O O	М	Tristate	9	13	21	G2
PE[9]	PCR[73]	AF0 AF1 AF2 AF3 — —	GPIO[73] — EOUC[23] — WKPU[7] ⁵ CAN2RX CAN3RX	SIUL — eMIOS_0 — WKPU FlexCAN_2 FlexCAN_3	1/0 1/0	S	Tristate	10	14	22	G1
PE[10]	PCR[74]	AF0 AF1 AF2 AF3 —	GPIO[74] LIN3TX CS3_1 E1UC[30] EIRQ[10]	SIUL LINFlex_3 DSPI_1 eMIOS_1 SIUL	I/O O O I/O I	S	Tristate	11	15	23	G3

		ion ¹			2		ء		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PE[11]	PCR[75]	AF0 AF1 AF2 AF3	GPIO[75] E0UC[24] CS4_1 — LIN3RX	SIUL eMIOS_0 DSPI_1 LINFlex_3	1/0 1/0 1-	S	Tristate	13	17	25	H2
		—	WKPU[14] ⁵	WKPU	I						
PE[12]	PCR[76]	AF0 AF1 AF2	GPIO[76] 	SIUL eMIOS_1	I/O I/O	J	Tristate	76	109	133	C14
		AF3 — — —	 EIRQ[11] SIN_2 ADC1_S[7]	SIUL DSPI_2 ADC_1	 						
PE[13]	PCR[77]	AF0 AF1 AF2 AF3	GPIO[77] SOUT_2 E1UC[20] —	SIUL DSPI_2 eMIOS_1 —	I/O O I/O —	S	Tristate	_	103	127	D15
PE[14]	PCR[78]	AF0 AF1 AF2 AF3	GPIO[78] SCK_2 E1UC[21] — EIRQ[12]	SIUL DSPI_2 eMIOS_1 — SIUL	I/O I/O I/O -	S	Tristate		112	136	C13
PE[15]	PCR[79]	AF0 AF1 AF2 AF3	GPIO[79] CS0_2 E1UC[22] —	SIUL DSPI_2 eMIOS_1 —	I/O I/O I/O —	М	Tristate	_	113	137	A13
				Port	F						
PF[0]	PCR[80]	AF0 AF1 AF2 AF3 —	GPIO[80] E0UC[10] CS3_1 ADC0_S[8]	SIUL eMIOS_0 DSPI_1 ADC_0	I∕0 /∕0 −	J	Tristate	_	55	63	N10
PF[1]	PCR[81]	AF0 AF1 AF2 AF3 —	GPIO[81] E0UC[11] CS4_1 ADC0_S[9]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O I	J	Tristate		56	64	P10
PF[2]	PCR[82]	AF0 AF1 AF2 AF3	GPIO[82] E0UC[12] CS0_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O I/O	J	Tristate	_	57	65	T10
		—	ADC0_S[10]	ADC_0	Ι						

		ion ¹			2		n ³	Pin number			
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PF[3]	PCR[83]	AF0 AF1 AF2 AF3	GPIO[83] E0UC[13] CS1_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O O	J	Tristate		58	66	R10
		—	ADC0_S[11]	ADC_0	Ι						
PF[4]	PCR[84]	AF0 AF1 AF2 AF3	GPIO[84] E0UC[14] CS2_2 —	SIUL eMIOS_0 DSPI_2	I/O I/O O	J	Tristate	_	59	67	N11
		—	ADC0_S[12]	ADC_0	Ι						
PF[5]	PCR[85]	AF0 AF1 AF2 AF3	GPIO[85] E0UC[22] CS3_2	SIUL eMIOS_0 DSPI_2	I/O I/O O	J	Tristate		60	68	P11
		—	ADC0_S[13]	ADC_0	Ι						
PF[6]	PCR[86]	AF0 AF1 AF2	GPIO[86] E0UC[23] CS1_1	SIUL eMIOS_0 DSPI_1	I/O I/O O	J	Tristate	_	61	69	T11
		AF3 —		ADC_0	1						
PF[7]	PCR[87]	AF0	GPIO[87]	SIUL	I/O	J	Tristate		62	70	R11
		AF1 AF2 AF3	 CS2_1 	DSPI_1	0						
		—	ADC0_S[15]	ADC_0	Ι						
PF[8]	PCR[88]	AF0 AF1 AF2 AF3	GPIO[88] CAN3TX CS4_0 CAN2TX	SIUL FlexCAN_3 DSPI_0 FlexCAN_2	I/O O O O	М	Tristate	_	34	42	P1
PF[9]	PCR[89]	AF0 AF1 AF2 AF3	GPIO[89] E1UC[1] CS5_0 —	SIUL eMIOS_1 DSPI_0 	I/O I/O O	S	Tristate		33	41	N2
			WKPU[22] ⁵ CAN2RX CAN3RX	WKPU FlexCAN_2 FlexCAN_3	 						
PF[10]	PCR[90]	AF0 AF1 AF2 AF3	GPIO[90] CS1_0 LIN4TX E1UC[2]	SIUL DSPI_0 LINFlex_4 eMIOS_1	I/O O O I/O	Μ	Tristate	_	38	46	R3

 Table 5. Functional port pin descriptions (continued)

		ion ¹			2		ء		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PF[11]	PCR[91]	AF0 AF1 AF2 AF3	GPIO[91] CS2_0 E1UC[3] 	SIUL DSPI_0 eMIOS_1 —	I/O O I/O —	S	Tristate	_	39	47	R4
		_	WKPU[15] ⁵ LIN4RX	WKPU LINFlex_4	I						
PF[12]	PCR[92]	AF0 AF1 AF2 AF3	GPIO[92] E1UC[25] LIN5TX —	SIUL eMIOS_1 LINFlex_5 —	I/O I/O O	М	Tristate		35	43	R1
PF[13]	PCR[93]	AF0 AF1 AF2 AF3 —	GPIO[93] E1UC[26] WKPU[16] ⁵ LIN5RX	SIUL eMIOS_1 WKPU LINFlex_5	/O /O 	S	Tristate		41	49	Τ6
PF[14]	PCR[94]	AF0 AF1 AF2 AF3	GPIO[94] CAN4TX E1UC[27] CAN1TX	SIUL FlexCAN_4 eMIOS_1 FlexCAN_1	I/O O I/O O	М	Tristate	_	102	126	D14
PF[15]	PCR[95]	AF0 AF1 AF2 AF3 — —	GPIO[95] E1UC[4] — EIRQ[13] CAN1RX CAN4RX	SIUL eMIOS_1 — SIUL FlexCAN_1 FlexCAN_4	I/O I/O — I I I	S	Tristate		101	125	E15
				Port	G						
PG[0]	PCR[96]	AF0 AF1 AF2 AF3	GPIO[96] CAN5TX E1UC[23] —	SIUL FlexCAN_5 eMIOS_1 —	I/O O I/O —	Μ	Tristate		98	122	E14
PG[1]	PCR[97]	AF0 AF1 AF2 AF3 —	GPIO[97] — E1UC[24] — EIRQ[14] CAN5RX	SIUL — eMIOS_1 — SIUL FlexCAN_5	I/O 	S	Tristate		97	121	E13
PG[2]	PCR[98]	AF0 AF1 AF2 AF3	GPIO[98] E1UC[11] SOUT_3 —	SIUL eMIOS_1 DSPI_3 —	I/O I/O O	М	Tristate		8	16	E4

Table 5. Functional	port pin	descriptions	(continued)
---------------------	----------	--------------	-------------

		tion ¹			1 ²		n³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PG[3]	PCR[99]	AF0 AF1 AF2 AF3	GPIO[99] E1UC[12] CS0_3 — WKPU[17] ⁵	SIUL eMIOS_1 DSPI_3 — WKPU	1/0 /0 1/0 /0 1 -	S	Tristate		7	15	E3
PG[4]	PCR[100]	AF0 AF1 AF2 AF3	GPIO[100] E1UC[13] SCK_3 —	SIUL eMIOS_1 DSPI_3 —	I/O I/O I/O	Μ	Tristate		6	14	E1
PG[5]	PCR[101]	AF0 AF1 AF2 AF3 —	GPIO[101] E1UC[14] — WKPU[18] ⁵ SIN_3	SIUL eMIOS_1 — WKPU DSPI_3	<u> 0</u> -	S	Tristate	_	5	13	E2
PG[6]	PCR[102]	AF0 AF1 AF2 AF3	GPIO[102] E1UC[15] LIN6TX —	SIUL eMIOS_1 LINFlex_6 —	I/O I/O O	М	Tristate		30	38	M2
PG[7]	PCR[103]	AF0 AF1 AF2 AF3 —	GPIO[103] E1UC[16] E1UC[30] 	SIUL eMIOS_1 eMIOS_1 WKPU LINFlex_6	I/O I/O I/O I I I	S	Tristate	_	29	37	M1
PG[8]	PCR[104]	AF0 AF1 AF2 AF3 —	GPIO[104] E1UC[17] LIN7TX CS0_2 EIRQ[15]	SIUL eMIOS_1 LINFlex_7 DSPI_2 SIUL	I/O I/O I/O I/O	S	Tristate		26	34	L2
PG[9]	PCR[105]	AF0 AF1 AF2 AF3 —	GPIO[105] E1UC[18] SCK_2 WKPU[21] ⁵ LIN7RX	SIUL eMIOS_1 DSPI_2 WKPU LINFlex_7	1/0 1/0 1/0 1/0 1	S	Tristate		25	33	L1
PG[10]	PCR[106]	AF0 AF1 AF2 AF3 —	GPIO[106] E0UC[24] E1UC[31] — SIN_4	SIUL eMIOS_0 eMIOS_1 DSPI_4	I/O I/O I/O I/O I	S	Tristate		114	138	D13

 Table 5. Functional port pin descriptions (continued)

		ion ¹			2		1 ³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PG[11]	PCR[107]	AF0 AF1 AF2 AF3	GPIO[107] E0UC[25] CS0_4 —	SIUL eMIOS_0 DSPI_4 —	I/O I/O I/O —	М	Tristate		115	139	B12
PG[12]	PCR[108]	AF0 AF1 AF2 AF3	GPIO[108] E0UC[26] SOUT_4 —	SIUL eMIOS_0 DSPI_4 —	I/O I/O O	М	Tristate	_	92	116	K14
PG[13]	PCR[109]	AF0 AF1 AF2 AF3	GPIO[109] E0UC[27] SCK_4 —	SIUL eMIOS_0 DSPI_4 —	I/O I/O I/O —	М	Tristate	_	91	115	K16
PG[14]	PCR[110]	AF0 AF1 AF2 AF3	GPIO[110] E1UC[0] LIN8TX —	SIUL eMIOS_1 LINFlex_8 —	I/O I/O O	S	Tristate		110	134	B14
PG[15]	PCR[111]	AF0 AF1 AF2 AF3 —	GPIO[111] E1UC[1] — LIN8RX	SIUL eMIOS_1 LINFlex_8	I/O I/O — I	М	Tristate		111	135	B13
	•			Port	Н						
PH[0]	PCR[112]	AF0 AF1 AF2 AF3 —	GPIO[112] E1UC[2] — SIN_1	SIUL eMIOS_1 DSPI_1	/O /O 	М	Tristate		93	117	F13
PH[1]	PCR[113]	AF0 AF1 AF2 AF3	GPIO[113] E1UC[3] SOUT_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O O	Μ	Tristate		94	118	F14
PH[2]	PCR[114]	AF0 AF1 AF2 AF3	GPIO[114] E1UC[4] SCK_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	Μ	Tristate		95	119	F16
PH[3]	PCR[115]	AF0 AF1 AF2 AF3	GPIO[115] E1UC[5] CS0_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	М	Tristate		96	120	F15

		tion ¹			2		n³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PH[4]	PCR[116]	AF0 AF1 AF2 AF3	GPIO[116] E1UC[6] —	SIUL eMIOS_1 	I/O I/O 	М	Tristate		134	162	A6
PH[5]	PCR[117]	AF0 AF1 AF2 AF3	GPIO[117] E1UC[7] —	SIUL eMIOS_1 —	I/O I/O 	S	Tristate		135	163	B6
PH[6]	PCR[118]	AF0 AF1 AF2 AF3	GPIO[118] E1UC[8] — MA[2]	SIUL eMIOS_1 ADC_0	I/O I/O — 0	М	Tristate		136	164	D5
PH[7]	PCR[119]	AF0 AF1 AF2 AF3	GPIO[119] E1UC[9] CS3_2 MA[1]	SIUL eMIOS_1 DSPI_2 ADC_0	I/O I/O O O	М	Tristate		137	165	C5
PH[8]	PCR[120]	AF0 AF1 AF2 AF3	GPIO[120] E1UC[10] CS2_2 MA[0]	SIUL eMIOS_1 DSPI_2 ADC_0	I/O I/O O O	М	Tristate		138	166	A5
PH[9] ¹⁰	PCR[121]	AF0 AF1 AF2 AF3	GPIO[121] — TCK —	SIUL — JTAGC —	I/O — I —	S	Input, weak pull-up	88	127	155	B8
PH[10] ¹⁰	PCR[122]	AF0 AF1 AF2 AF3	GPIO[122] — TMS —	SIUL — JTAGC —	I/O — I —	М	Input, weak pull-up	81	120	148	B9
PH[11]	PCR[123]	AF0 AF1 AF2 AF3	GPIO[123] SOUT_3 CS0_4 E1UC[5]	SIUL DSPI_3 DSPI_4 eMIOS_1	I/O O I/O I/O	М	Tristate			140	A14
PH[12]	PCR[124]	AF0 AF1 AF2 AF3	GPIO[124] SCK_3 CS1_4 E1UC[25]	SIUL DSPI_3 DSPI_4 eMIOS_1	I/O I/O 0 I/O	М	Tristate		_	141	D12
PH[13]	PCR[125]	AF0 AF1 AF2 AF3	GPIO[125] SOUT_4 CS0_3 E1UC[26]	SIUL DSPI_4 DSPI_3 eMIOS_1	I/O O I/O I/O	Μ	Tristate			9	B3

 Table 5. Functional port pin descriptions (continued)

Pin number											
		tion			n²		on ³			umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PH[14]	PCR[126]	AF0 AF1 AF2 AF3	GPIO[126] SCK_4 CS1_3 E1UC[27]	SIUL DSPI_4 DSPI_3 eMIOS_1	I/O I/O 0 I/O	Μ	Tristate			10	D1
PH[15]	PCR[127]	AF0 AF1 AF2 AF3	GPIO[127] SOUT_5 — E1UC[17]	SIUL DSPI_5 eMIOS_1	I/O O I/O	М	Tristate	_	_	8	A3
	1	l		Por	t I					<u> </u>	
PI[0]	PCR[128]	AF0 AF1 AF2 AF3	GPIO[128] E0UC[28] LIN8TX —	SIUL eMIOS_0 LINFlex_8 —	I/O I/O O —	S	Tristate			172	A9
PI[1]	PCR[129]	AF0 AF1 AF2 AF3 —	GPIO[129] E0UC[29] — WKPU[24] ⁵ LIN8RX	SIUL eMIOS_0 WKPU LINFlex_8	/O /O 	S	Tristate			171	A10
PI[2]	PCR[130]	AF0 AF1 AF2 AF3	GPIO[130] E0UC[30] LIN9TX —	SIUL eMIOS_0 LINFlex_9 —	I/O I/O O	S	Tristate		_	170	B10
PI[3]	PCR[131]	AF0 AF1 AF2 AF3 —	GPIO[131] E0UC[31] — WKPU[23] ⁵ LIN9RX	SIUL eMIOS_0 WKPU LINFlex_9	/O /O 	S	Tristate			169	C10
PI[4]	PCR[132]	AF0 AF1 AF2 AF3	GPIO[132] E1UC[28] SOUT_4 —	SIUL eMIOS_1 DSPI_4 —	I/O I/O O	S	Tristate			143	A12
PI[5]	PCR[133]	AF0 AF1 AF2 AF3	GPIO[133] E1UC[29] SCK_4 —	SIUL eMIOS_1 DSPI_4 —	I/O I/O I/O —	S	Tristate			142	C12
PI[6]	PCR[134]	AF0 AF1 AF2 AF3	GPIO[134] E1UC[30] CS0_4 —	SIUL eMIOS_1 DSPI_4 —	I/O I/O I/O	S	Tristate			11	D2

		ion ¹		-2			n³		Pin nu	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4
PI[7]	PCR[135]	AF0 AF1 AF2 AF3	GPIO[135] E1UC[31] CS1_4 —	SIUL eMIOS_1 DSPI_4 —	I/O I/O O —	S	Tristate		_	12	D3
PI[8]	PCR[136]	AF0 AF1 AF2 AF3 —	GPIO[136] — — — ADC0_S[16]	SIUL — — — ADC_0	I/O — — — I	J	Tristate	_	_	108	J13
PI[9]	PCR[137]	AF0 AF1 AF2 AF3 —	GPIO[137] — — — ADC0_S[17]	SIUL — — ADC_0	I/O — — — I	J	Tristate			109	J14
PI[10]	PCR[138]	AF0 AF1 AF2 AF3 —	GPIO[138] — — — ADC0_S[18]	SIUL — — — ADC_0	I/O — — — I	J	Tristate	_	_	110	J15
PI[11]	PCR[139]	AF0 AF1 AF2 AF3 —	GPIO[139] — — ADC0_S[19] SIN_3	SIUL — — ADC_0 DSPI_3	I/O — — — — —	J	Tristate			111	J16
PI[12]	PCR[140]	AF0 AF1 AF2 AF3 —	GPIO[140] CS0_3 — ADC0_S[20]	SIUL DSPI_3 — ADC_0	I/O I/O — I	J	Tristate			112	G14
PI[13]	PCR[141]	AF0 AF1 AF2 AF3 —	GPIO[141] CS1_3 — — ADC0_S[21]	SIUL DSPI_3 — ADC_0	I/O O — I	J	Tristate			113	G15
PI[14]	PCR[142]	AF0 AF1 AF2 AF3 —	GPIO[142] — — — ADC0_S[22] SIN_4	SIUL — — ADC_0 DSPI_4	I/O — — — — —	J	Tristate			76	R8

		¹		m					Pin number			
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	100 LQFP	144 LQFP	176 LQFP	208 MAP BGA 4	
PI[15]	PCR[143]	AF0 AF1 AF2 AF3 —	GPIO[143] CS0_4 — ADC0_S[23]	SIUL DSPI_4 — ADC_0	/O /O 	J	Tristate		_	75	Т8	
				Port	t J							
PJ[0]	PCR[144]	AF0 AF1 AF2 AF3 —	GPIO[144] CS1_4 — ADC0_S[24]	SIUL DSPI_4 — ADC_0	I/O O — I	J	Tristate			74	N5	
PJ[1]	PCR[145]	AF0 AF1 AF2 AF3 —	GPIO[145] — — ADC0_S[25] SIN_5	SIUL — — ADC_0 DSPI_5	/O 	J	Tristate		_	73	P5	
PJ[2]	PCR[146]	AF0 AF1 AF2 AF3 —	GPIO[146] CS0_5 — ADC0_S[26]	SIUL DSPI_5 — ADC_0	/O /O 	J	Tristate			72	P4	
PJ[3]	PCR[147]	AF0 AF1 AF2 AF3 —	GPIO[147] CS1_5 — ADC0_S[27]	SIUL DSPI_5 — ADC_0	I/O O — I	J	Tristate			71	P2	
PJ[4]	PCR[148]	AF0 AF1 AF2 AF3	GPIO[148] SCK_5 E1UC[18] —	SIUL DSPI_5 eMIOS_1 —	I/O I/O I/O —	М	Tristate			5	A4	

¹ Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF2. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

² Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

³ The RESET configuration applies during and after reset.

⁴ 208 MAPBGA available only as development package for Nexus2+

- ⁵ All WKPU pins also support external interrupt capability. See the WKPU chapter for further details.
- ⁶ NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.

Electrical characteristics

- ⁷ "Not applicable" because these functions are available only while the device is booting. Refer to the BAM information for details.
- ⁸ Value of PCR.IBE bit must be 0
- ⁹ This wakeup input cannot be used to exit STANDBY mode.
- ¹⁰ Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO. PC[0:1] are available as JTAG pins (TDI and TDO respectively). PH[9:10] are available as JTAG pins (TCK and TMS respectively).
 - It is up to the user to configure these pins as GPIO when needed.
- ¹¹ PC[1] is a fast/medium pad but is in medium configuration by default. This pad is in Alternate Function 2 mode after reset which has TDO functionality. The reset value of PCR.OBE is '1', but this setting has no impact as long as this pad stays in AF2 mode. After configuring this pad as GPIO (PCR.PA = 0), output buffer is enabled as reset value of PCR.OBE = 1.

¹² Not available in 100 LQFP package

3.8 Nexus 2+ pins

In the 208 MAPBGA package, eight additional debug pins are available (see Table 6).

		I/O		Function	Pin number				
Port pin	Function	direction	Pad type	after reset	100 LQFP	144 LQFP	208 MAP BGA ¹		
МСКО	Message clock out	0	F	—		_	T4		
MDO0	Message data out 0	0	М	—		_	H15		
MDO1	Message data out 1	0	М	—		_	H16		
MDO2	Message data out 2	0	М	—	_	_	H14		
MDO3	Message data out 3	0	М	—	_	_	H13		
EVTI	Event in	I	М	Pull-up	_	_	K1		
EVTO	Event out	0	М	—	_	—	L4		
MSEO	Message start/end out	0	М	—	_	_	G16		

Table 6. Nexus 2+ pin descriptions

208 MAPBGA available only as development package for Nexus2+

4 Electrical characteristics

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

4.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 7 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 7.	Parameter	classifications
----------	-----------	-----------------

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4.2 NVUSRO register

Bit values in the Non-Volatile User Options (NVUSRO) Register control portions of the device configuration, namely electrical parameters such as high voltage supply and oscillator margin, as well as digital functionality (watchdog enable/disable after reset).

For a detailed description of the NVUSRO register, please refer to the device reference manual.

4.2.1 NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. Table 8 shows how NVUSRO[PAD3V5V] controls the device configuration.

Value ²	Description	
0	High voltage supply is 5.0 V	
1	High voltage supply is 3.3 V	

¹ See the device reference manual for more information on the NVUSRO register.

² Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.2.2 NVUSRO[OSCILLATOR_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR_MARGIN bit value. Table 9 shows how NVUSRO[OSCILLATOR_MARGIN] controls the device configuration.

Table 9. OSCILLATOR_MARGIN field description¹

Value ²	Description				
0	Low consumption configuration (4 MHz/8 MHz)				
1	High margin configuration (4 MHz/16 MHz)				
1 0 1 1					

¹ See the device reference manual for more information on the NVUSRO register.

² Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.2.3 NVUSRO[WATCHDOG_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG_EN bit value. Table 10 shows how NVUSRO[WATCHDOG_EN] controls the device configuration.

Table 10. WATCHDOG_EN field description

Value ¹	Description
0	Disable after reset
1	Enable after reset

¹ Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.3 Absolute maximum ratings

Table 11. Absolute maximum ratings

Symbol	ı	Parameter	Conditions	Value		Unit
Gymbol		r al ameter	Conditions	Min	Max	
V _{SS}	SR	Digital ground on VSS_HV pins	—	0	0	V
V _{DD}	SR	Voltage on VDD_HV pins with respect to ground (V _{SS})	—	-0.3	6.0	V
V _{SS_LV}	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V_{SS})	_	V _{SS} – 0.1	V _{SS} + 0.1	V
V _{DD_BV}	SR	R Voltage on VDD_BV (regulator supply) pin with respect to ground (V _{SS})	—	-0.3	6.0	V
			Relative to V _{DD}	-0.3	V _{DD} + 0.3	
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pins with respect to ground (V _{SS})	_	V _{SS} – 0.1	V _{SS} + 0.1	V
V _{DD_ADC}	SR	Voltage on VDD_HV_ADC0, VDD_HV_ADC1	—	-0.3	6.0	۷
		(ADC reference) pins with respect to ground (V_{SS})	Relative to V _{DD}	V _{DD} - 0.3	V _{DD} + 0.3	
Symbo	.1	Parameter	Conditions	Va	Unit	
----------------------	----	---	---	------	-----------------------	------
Symbo	'1	Falameter	Conditions	Min	Max	Onit
V _{IN}	SR	Voltage on any GPIO pin with respect to	—	-0.3	6.0	V
		ground (V _{SS})	Relative to V _{DD}		V _{DD} + 0.3	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-10	10	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition		-50	50	
I _{AVGSEG}	SR	Sum of all the static I/O current within a supply segment	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	70	mA
			V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	64	
T _{STORAGE}	SR	Storage temperature	—	-55	150	°C

Table 11. Absolute maximum ratings (continued)

NOTE

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$), the voltage on pins with respect to ground (V_{SS}) must not exceed the recommended values.

4.4 Recommended operating conditions

 Table 12. Recommended operating conditions (3.3 V)

Symbol		Parameter	Conditions	Va	Unit	
Symbol		i arameter	Conditions	Min	Max	onn
V _{SS}	SR	Digital ground on VSS_HV pins	—	0	0	V
V _{DD} ¹	SR	Voltage on VDD_HV pins with respect to ground (V _{SS})	_	3.0	3.6	V
V _{SS_LV} ²	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	_	V _{SS} – 0.1	V _{SS} + 0.1	V
V _{DD_BV} ³	SR		—	3.0	3.6	V
		with respect to ground (V _{SS})	Relative to V _{DD}	V _{DD} - 0.1	V _{DD} + 0.1	
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V _{SS})	_	V _{SS} -0.1	V _{SS} + 0.1	V
V _{DD_ADC} ⁴	SR		—	3.0 ⁵	3.6	V
	VDD_HV_ADC1 (ADC reference) with respect to ground (V _{SS})		Relative to V_{DD}	V _{DD} - 0.1	V _{DD} + 0.1	

Symbol		Parameter	Conditions	Va	lue	Unit
Symbol		Falaniciel	Conditions	Min	Max	Omt
V _{IN}	SR		—	$V_{SS} - 0.1$	—	V
		ground (V _{SS})	Relative to V _{DD}		V _{DD} + 0.1	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-5	5	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	
TV _{DD}	SR	V _{DD} slope to ensure correct power up ⁶	—	3.0 ⁷	0.25 V/µs	V/s
TA C-Grade Part	SR	Ambient temperature under bias	f _{CPU} ≤ 64 MHz ⁸	-40	85	°C
T _{J C-Grade Part}	SR	Junction temperature under bias	—	-40	110	
TA V-Grade Part	SR	Ambient temperature under bias	f _{CPU} ≤64 MHz ⁸	-40	105	
T _{J V-Grade Part}	SR	Junction temperature under bias	—	-40	130	
TA M-Grade Part	SR	Ambient temperature under bias	f _{CPU} ≤64 MHz ⁸	-40	125	
T _{J M-Grade Part}	SR	Junction temperature under bias	—	-40	150	

Table 12. Recommended operating conditions (3.3 V) (continued)

 $^1\,$ 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.

 $^2~$ 330 nF capacitance needs to be provided between each $V_{\text{DD_LV}}\!/V_{\text{SS_LV}}$ supply pair.

³ 470 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics). Supply ramp slope on VDD_BV should always be faster or equal to slope of VDD_HV. Otherwise, device may enter regulator bypass mode if slope on VDD_BV is slower.

 $^4\,$ 100 nF capacitance needs to be provided between V_DD_ADC/V_{SS_ADC} pair.

⁵ Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V_{LVDHVL}, device is reset.

- ⁶ Guaranteed by device validation
- ⁷ Minimum value of TV_{DD} must be guaranteed until V_{DD} reaches 2.6 V (maximum value of V_{PORH})
- $^8\,$ When the FMPLL uses the frequency modulation with a modulation depth of 4% from the center spread frequency, the maximum value of f_{CPU} is 66.56 MHz.

Symbol		Parameter	Conditions	Va	Unit	
Symbol		Farameter	Conditions	Min	Max	Onit
V _{SS}	SR	Digital ground on VSS_HV pins	—	0	0	V
V _{DD} ¹		Voltage on VDD_HV pins with respect to ground	—	4.5	5.5	V
		(V _{SS})	Voltage drop ²	3.0	5.5	
V _{SS_LV} ³	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	—	V _{SS} – 0.1	V _{SS} + 0.1	V
V _{DD_BV} ⁴	SR	5 = 1 (5 11)/	—	4.5	5.5	V
		respect to ground (V _{SS})	Voltage drop ²	3.0	5.5	
			Relative to V _{DD}	3.0	V _{DD} + 0.1	

Table 13. Recommended operating conditions (5.0 V)

Symbol		Parameter	Conditions	Va	lue	Unit
Symbol		Falametei	Conditions	Min	Max	Unit
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V _{SS})	_	V _{SS} – 0.1	V _{SS} + 0.1	V
V _{DD_ADC} ⁵	SR	Voltage on VDD_HV_ADC0, VDD_HV_ADC1	—	4.5	5.5	V
		(ADC reference) with respect to ground (V_{SS})	Voltage drop ²	3.0	5.5	
			Relative to V _{DD}	$V_{DD} - 0.1$	V _{DD} + 0.1	
V _{IN}	SR	Voltage on any GPIO pin with respect to ground	_	$V_{SS} - 0.1$	—	V
		(V _{SS})	Relative to V _{DD}		V _{DD} + 0.1	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	—	-5	5	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	
TV _{DD}	SR	V _{DD} slope to ensure correct power up ⁶	—	3.0 ⁷	0.25 V/µs	V/s
TA C-Grade Part	SR	Ambient temperature under bias	$f_{CPU} \le 64 \text{ MHz}^8$	-40	85	°C
T _{J C-Grade Part}	SR	Junction temperature under bias	—	-40	110	
T _{A V-Grade Part}	SR	Ambient temperature under bias	$f_{CPU} \le 64 \text{ MHz}^8$	-40	105	
T _{J V-Grade Part}	SR	Junction temperature under bias	—	-40	130	
TA M-Grade Part	SR	Ambient temperature under bias	$f_{CPU} \le 64 \text{ MHz}^8$	-40	125	
T _{J M-Grade Part}	SR	Junction temperature under bias	—	-40	150	

Table 13. Recommended operating conditions (5.0 V) (continued)

¹ 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.

² Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.0 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

 $^3~$ 330 nF capacitance needs to be provided between each V_{DD_LV}\!/V_{SS_LV} supply pair.

⁴ 470 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics). While the supply voltage ramps up, the slope on V_{DD_BV} should be less than 0.9V_{DD_HV} in order to ensure the device does not enter regulator bypass mode.

 $^5\,$ 100 nF capacitance needs to be provided between V_DD_ADC/V_SS_ADC pair.

⁶ Guaranteed by device validation

⁷ Minimum value of TV_{DD} must be guaranteed until V_{DD} reaches 2.6 V (maximum value of V_{PORH})

⁸ When the FMPLL uses the frequency modulation with a modulation depth of 4% from the center spread frequency, the maximum value of f_{CPU} is 66.56 MHz.

NOTE

RAM data retention is guaranteed with $V_{DD \ LV}$ not below 1.08 V.

4.5 Thermal characteristics

4.5.1 External ballast resistor recommendations

External ballast resistor on V_{DD_BV} pin helps in reducing the overall power dissipation inside the device. This resistor is required only when maximum power consumption exceeds the limit imposed by package thermal characteristics.

As stated in Table 14 LQFP thermal characteristics, considering a thermal resistance of 144 LQFP as 48.3 °C/W, at ambient temperature $T_A = 125$ °C, the junction temperature T_j will cross 150 °C if the total power dissipation is greater than (150 - 125)/48.3 = 517 mW. Therefore, the total device current I_{DDMAX} at 125 °C/5.5 V must not exceed 94.1 mA (i.e., PD/VDD). Assuming an average $I_{DD}(V_{DD_HV})$ of 15–20 mA consumption typically during device RUN mode, the LV domain consumption $I_{DD}(V_{DD_BV})$ is thus limited to $I_{DDMAX} - I_{DD}(V_{DD_HV})$, i.e., 80 mA.

Therefore, respecting the maximum power allowed as explained in 4.5.2, Package thermal characteristics, it is recommended to use this resistor only in the 125 °C/5.5 V operating corner as per the following guidelines:

- If $I_{DD}(V_{DD BV}) < 80$ mA, then no resistor is required.
- If 80 mA < $I_{DD}(V_{DD BV})$ < 90 mA, then 4 Ω resistor can be used.
- If $I_{DD}(V_{DD BV}) > 90$ mA, then 8 Ω resistor can be used.

Using resistance in the range of 4–8 Ω , the gain will be around 10–20% of total consumption on V_{DD_BV}. For example, if 8 Ω resistor is used, then power consumption when I_{DD}(V_{DD_BV}) is 110 mA is equivalent to power consumption when I_{DD}(V_{DD_BV}) is 90 mA (approximately) when resistor not used.

In order to ensure correct power up, the minimum V_{DD_BV} to be guaranteed is 30 ms/V. If the supply ramp is slower than this value, then LVDHV3B monitoring ballast supply V_{DD_BV} pin gets triggered leading to device reset. Until the supply reaches certain threshold, this low voltage detector (LVD) generates destructive reset event in the system. This threshold depends on the maximum $I_{DD}(V_{DD_BV})$ possible across the external resistor.

4.5.2 Package thermal characteristics

Table 14. LQFP thermal characteristics¹

Svm	Symbol	с	Parameter	Conditions ²	Pin count	Value			Unit
- Sym	Cymbol		ratameter	Conditions		Min	Тур	Max	
R_{\thetaJA}	R _{θJA} CC D Thermal resistance, junction-to-ambient natural convection ³	Single-layer board — 1s	100			64	°C/W		
			144	_	—	64			
			176	_	—	64	-		
			Four-layer board — 2s2p	100	_	—	49.7		
			144	_	—	48.3			
					176	—	—	47.3	

Symt	Symbol	с	Parameter	Conditions ²	Pin count	Value			Unit
Gynn	501	v		Conditions		Min	Тур	Max	
$R_{\theta JB}$	CC		Thermal resistance,	Single-layer board — 1s	100	—	_	36	°C/W
			junction-to-board ⁴		144	—	_	38	
					176			38	
		Four-layer board — 2s2p	100			33.6			
			144	—	_	33.4			
					176			33.4	
R_{\thetaJC}	СС		Thermal resistance,	Single-layer board — 1s	100			23	°C/W
			junction-to-case ⁵		144	—	_	23	1
					176	—	_	23	
				Four-layer board — 2s2p	100			19.8	
			144	—	_	19.2			
					176			18.8	

¹ Thermal characteristics are targets based on simulation.

 $^2~V_{DD} = 3.3~V \pm 10\% \, / \, 5.0~V \pm 10\%, \, T_A = -40$ to 125 °C.

³ Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as R_{thJA} and R_{thJMA}.

⁴ Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as R_{thJB}.

⁵ Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters are not available, the symbols are typed as R_{thJC}.

4.5.3 Power considerations

The average chip-junction temperature, T_J, in degrees Celsius, may be calculated using Equation 1:

$$T_{J} = T_{A} + (P_{D} \times R_{\theta JA})$$
 Eqn. 1

Where:

 T_A is the ambient temperature in °C.

 $R_{\theta IA}$ is the package junction-to-ambient thermal resistance, in °C/W.

 P_D is the sum of P_{INT} and $P_{I/O} (P_D = P_{INT} + P_{I/O})$.

P_{INT} is the product of I_{DD} and V_{DD}, expressed in watts. This is the chip internal power.

 $P_{I/O}$ represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

$$P_{D} = K / (T_{J} + 273 °C)$$
 Eqn. 2

Therefore, solving equations 1 and 2:

$$K = P_D x (T_A + 273 °C) + R_{\theta JA} x P_D^2$$
 Eqn. 3

Where:

K is a constant for the particular part, which may be determined from Equation 3 by measuring P_D (at equilibrium) for a known $T_{A.}$ Using this value of K, the values of P_D and T_J may be obtained by solving equations 1 and 2 iteratively for any value of T_A .

4.6 I/O pad electrical characteristics

4.6.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads—provide maximum speed. These are used for improved Nexus debugging capability.
- Input only pads—are associated with ADC channels and 32 kHz low power external crystal oscillator providing low input leakage.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

4.6.2 I/O input DC characteristics

Table 15 provides input DC electrical characteristics as described in Figure 6.



Figure 6. I/O input DC electrical characteristics definition

Symb	nol	с	Parameter	Condit	Conditions ¹		Value			
Cynte		•	rulunotor	Contain		Min	Тур	Max	Unit	
V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)	_		0.65V _{DD}	_	V _{DD} + 0.4	V	
V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)	_		-0.4	—	0.35V _{DD}		
V _{HYS}	СС	С	Input hysteresis CMOS (Schmitt Trigger)	_		0.1V _{DD}	—	_		
I _{LKG}	СС	D	Digital input leakage	No injection	$T_A = -40 \ ^\circ C$	—	2	200	nA	
		D		on adjacent pin	T _A = 25 °C	—	2	200		
		D			T _A = 85 °C	—	5	300		
		D			T _A = 105 °C	—	12	500		
		Ρ			T _A = 125 °C	—	70	1000		
W_{Fl}^2	SR	Ρ	Wakeup input filtered pulse	—		—		40	ns	
W_{NFI}^2	SR	Ρ	Wakeup input not filtered pulse		-	1000		—	ns	

Table 15	I/O input F	C electrical	characteristics
			Characteristics

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

² In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

4.6.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

• Table 16 provides weak pull figures. Both pull-up and pull-down resistances are supported.

- Table 17 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 18 provides output driver characteristics for I/O pads when in MEDIUM configuration.
- Table 19 provides output driver characteristics for I/O pads when in FAST configuration.

Symt		с	Parameter	Conditions ¹			Value			
Synn	501	C	Falameter	Conditions		Min	Тур	Max	Unit	
I _{WPU}	СС	Ρ	Weak pull-up current	$V_{IN} = V_{IL}, V_{DD} = 5.0 \text{ V} \pm 10\%$	PAD3V5V = 0	10		150	μA	
		С	absolute value		$PAD3V5V = 1^2$	10	—	250		
		Ρ		$V_{IN} = V_{IL}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10		150		
I _{WPD}	СС	Ρ	Weak pull-down current	$V_{IN} = V_{IH}, V_{DD} = 5.0 \text{ V} \pm 10\%$	PAD3V5V = 0	10	—	150	μA	
		C absolute value		PAD3V5V = 1	10		250			
		Ρ		$V_{IN} = V_{IH}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10	—	150		

Table 16. I/O pull-up/pull-down DC electrical characteristics

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Sum	hal	с	Parameter		Conditions ¹		Value		Unit
Symt	001	C			Conditions	Min	Тур	Max	Unit
V _{OH}	cc	Ρ	Output high level Push Pu SLOW configuration		$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0 (recommended)	0.8V _{DD}	_		V
		С			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^2$	0.8V _{DD}	_	—	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1 (recommended)	V _{DD} – 0.8			
V _{OL}	CC	Ρ	Output low level SLOW configuration	Push Pull	$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0 (recommended)	—	_	0.1V _{DD}	V
		С			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^2$	—	_	0.1V _{DD}	
		С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1 (recommended)	_		0.5	

Table 17. SLOW configuration output buffer electrical characteristics

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

 2 The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Sym	bol	<u>د</u>	Parameter		Conditions ¹	V	Unit		
Jyin	001	C	Farameter		Conditions	Min	Тур	Max	Onit
V _{OH}	СС	С	Output high level MEDIUM configuration	Push Pull	I _{OH} = -3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}			V
		Ρ			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V _{DD}	—	—	
		С			I _{OH} = -1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	0.8V _{DD}		_	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	V _{DD} – 0.8	_		
		С			I _{OH} = −100 μA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}		_	
V _{OL}	СС	С	Output low level MEDIUM configuration	Push Pull	I _{OL} = 3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	—	0.2V _{DD}	V
		Ρ			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	_	_	0.1V _{DD}	
		С			I _{OL} = 1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	_		0.1V _{DD}	
		С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	_	—	0.5	
		С			I _{OL} = 100 μA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	_	0.1V _{DD}	

Table 18. MEDIUM confid	guration output buffer	electrical characteristics

V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified
 The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Syml	hal	с	Parameter		Conditions ¹		Value		Unit
Synn	001	C	Falailletei		Conditions	Min	Тур	Max	Onit
V _{OH}	cc	Ρ	Output high level FAST configuration	Push Pull	$I_{OH} = -14 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0 (recommended)	0.8V _{DD}	_		V
		С			$I_{OH} = -7 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 1 ²	0.8V _{DD}	_	—	
		С			$I_{OH} = -11 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1 (recommended)	V _{DD} – 0.8			
V _{OL}	СС	Ρ	Output low level FAST configuration	Push Pull	$I_{OL} = 14 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0 (recommended)	—	_	0.1V _{DD}	V
		С			$I_{OL} = 7 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^2$	—	—	0.1V _{DD}	
		С			$I_{OL} = 11 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1 (recommended)	—	_	0.5	

 Table 19. FAST configuration output buffer electrical characteristics

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

4.6.4 Output pin transition times

Table 20. Output pin transition times

Sym	Symbol		Parameter	Co		•	Unit		
Cym	501	С	rutineer	Conditione			Тур	Max	onn
t _{tr}	СС		Output transition time output pin ²	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$,	—	_	50	ns
		Т	SLOW configuration	C _L = 50 pF	PAD3V5V = 0	—	_	100	
		D		C _L = 100 pF		—	_	125	
		D		C _L = 25 pF	$V_{DD} = 3.3 V \pm 10\%$,	—		50	
		Т		C _L = 50 pF	PAD3V5V = 1	—		100	
		D		C _L = 100 pF		—	_	125	

Symb		с	Parameter	Co	nditions ¹	,	Unit		
- Cynic		Ŭ	r urumeter		hanions	Min	Тур	Max	onic
t _{tr}	СС	D	Output transition time output pin ²	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$,		—	10	ns
		Т	MEDIUM configuration	C _L = 50 pF	PAD3V5V = 0 SIUL.PCRx.SRC = 1		—	20	
		D		C _L = 100 pF			—	40	
		D		C _L = 25 pF	$V_{DD} = 3.3 V \pm 10\%$,		—	12	
		Т		C _L = 50 pF	PAD3V5V = 1 SIUL.PCRx.SRC = 1		—	25	
		D		C _L = 100 pF			—	40	
t _{tr}	СС	D	Output transition time output pin ²	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$,		—	4	ns
			FAST configuration	C _L = 50 pF	PAD3V5V = 0		—	6	
				C _L = 100 pF			—	12	
				C _L = 25 pF	$V_{DD} = 3.3 V \pm 10\%$,		—	4	
				C _L = 50 pF	PAD3V5V = 1	_	—	7	
				C _L = 100 pF]	—	—	12	

 $^1~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

 2 C_L includes device and package capacitances (C_{PKG} < 5 pF).

4.6.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in Table 21.

Table 22 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

Package	Supply segment												
Раскаде	1	2	3	4	5	6	7	8					
208 MAPBGA ¹		Equivalent t		MCKO	MDOn /MSEO								
176 LQFP	pin7 – pin27	pin28 – pin57	pin59 – pin85	pin86 – pin123	pin124 – pin150	pin151 – pin6	—	—					
144 LQFP	pin20 – pin49	pin51 – pin99	pin100 – pin122	pin 123 – pin19	—	_	—	—					
100 LQFP	pin16 – pin35	pin37 – pin69	pin70 – pin83	pin84 – pin15	—		—	—					

Table 21. I/O supply segments

¹ 208 MAPBGA available only as development package for Nexus2+

Symbol		<u> </u>	Poromotor	Cond	itions ¹		11		
Symbo)	С	Parameter	Cond	itions ⁻	Min	Тур	Max	Unit
I _{SWTSLW} ²	СС	D	Dynamic I/O current for SLOW configuration	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	-		20	mA	
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	-		16	
I _{SWTMED} ²	СС	D	Dynamic I/O current for MEDIUM configuration	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	—	—	29	mA
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—		17	
I _{SWTFST} ²	СС	D	Dynamic I/O current for FAST configuration	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	—	—	110	mA
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	-		50	
I _{RMSSLW}	СС	D	Root mean square I/O	C _L = 25 pF, 2 MHz	$V_{DD} = 5.0 V \pm 10\%,$	-	—	2.3	mA
	current for SLOW		current for SLOW configuration	C _L = 25 pF, 4 MHz	PAD3V5V = 0	—	—	3.2	1
			C _L = 100 pF, 2 MHz		—	—	6.6	1	
			C _L = 25 pF, 2 MHz	$V_{DD} = 3.3 V \pm 10\%,$	-	—	1.6	1	
				C _L = 25 pF, 4 MHz	PAD3V5V = 1	—	—	2.3	1
				C _L = 100 pF, 2 MHz		—	—	4.7	
I _{RMSMED}	СС	D	Root mean square I/O	C _L = 25 pF, 13 MHz	$V_{DD} = 5.0 V \pm 10\%$,	-	—	6.6	mA
			current for MEDIUM configuration	C _L = 25 pF, 40 MHz	PAD3V5V = 0	—	—	13.4	1
			5	C _L = 100 pF, 13 MHz		—	—	18.3	1
				C _L = 25 pF, 13 MHz	$V_{DD} = 3.3 V \pm 10\%$,	-	—	5	1
				C _L = 25 pF, 40 MHz	PAD3V5V = 1	—	—	8.5	1
				C _L = 100 pF, 13 MHz		—	—	11	1
I _{RMSFST}	СС	D	Root mean square I/O	C _L = 25 pF, 40 MHz	$V_{DD} = 5.0 V \pm 10\%$,	-	—	22	mA
			current for FAST configuration	C _L = 25 pF, 64 MHz	PAD3V5V = 0	—	—	33	1
				C _L = 100 pF, 40 MHz		—	—	56	
				C _L = 25 pF, 40 MHz	$V_{DD} = 3.3 V \pm 10\%$,	-	—	14	
				C _L = 25 pF, 64 MHz	PAD3V5V = 1	_	—	20]
				C _L = 100 pF, 40 MHz]	—	—	35]
IAVGSEG	SR	D	Sum of all the static I/O	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ P}$		—	—	70	mA
	current within a supply segment $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PA}$			AD3V5V = 1	—	_	65		

Table 22. I/O consumption

 $\frac{1}{V_{DD}} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%, \text{ T}_{\text{A}} = -40 \text{ to} 125 \text{ °C}, \text{ unless otherwise specified}$ $\frac{2}{V_{DD}} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%, \text{ T}_{\text{A}} = -40 \text{ to} 125 \text{ °C}, \text{ unless otherwise specified}$

Table 23 provides the weight of concurrent switching I/Os.

Due to the dynamic current limitations, the sum of the weight of concurrent switching I/Os on a single segment must not exceed 100% to ensure device functionality.

Sun	Supply segment	nont			176 L	QFP			144/10	0 LQFP	
Sup	piy segi	nem	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weight 3.3 V	
176 LQFP	144 LQFP	100 LQFP		SRC ² = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
6	4	4	PB[3]	5%	—	6%		13%	—	15%	—
			PC[9]	4%	—	5%		13%	—	15%	—
			PC[14]	4%	—	4%	—	13%	—	15%	—
			PC[15]	3%	4%	4%	4%	12%	18%	15%	16%
	—	_	PJ[4]	3%	4%	3%	3%	—	—	—	—
1	—	_	PH[15]	2%	3%	3%	3%	—	—	—	—
	_	_	PH[13]	3%	4%	3%	4%	—	—	—	—
		_	PH[14]	3%	4%	4%	4%	—	—	—	—
	_	_	PI[6]	4%	—	4%	—	—	—	—	—
	_	_	PI[7]	4%	—	4%	—	—	—	—	—
	4	_	PG[5]	4%	—	5%	—	10%	—	12%	—
		_	PG[4]	4%	6%	5%	5%	9%	13%	11%	12%
		_	PG[3]	4%	—	5%	—	9%	—	11%	—
		_	PG[2]	4%	6%	5%	5%	9%	12%	10%	11%
		4	PA[2]	4%	—	5%	—	8%	—	10%	—
			PE[0]	4%	—	5%	—	8%	—	9%	—
			PA[1]	4%	—	5%	—	8%	—	9%	—
			PE[1]	4%	6%	5%	6%	7%	10%	9%	9%
			PE[8]	4%	6%	5%	6%	7%	10%	8%	9%
			PE[9]	4%	—	5%	—	6%	—	8%	
			PE[10]	4%		5%	—	6%	—	7%	—
			PA[0]	4%	6%	5%	5%	6%	8%	7%	7%
			PE[11]	4%	_	5%	_	5%		6%	_

Table 23. I/O weight¹

					176 L	QFP			144/10	0 LQFP	
Sup	ply segr	nent	Pad	Weigh	nt 5 V	Weight 3.3 V		Weig	ht 5 V	Weight 3.3 V	
176 LQFP	144 LQFP	100 LQFP		SRC ² = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
2	1	_	PG[9]	9%		10%	—	9%	—	10%	
		_	PG[8]	9%		11%	—	9%	—	11%	
		1	PC[11]	9%	—	11%	—	9%	—	11%	—
			PC[10]	9%	13%	11%	12%	9%	13%	11%	12%
		_	PG[7]	9%	—	11%	—	9%	—	11%	—
			PG[6]	10%	14%	11%	12%	10%	14%	11%	12%
		1	PB[0]	10%	14%	12%	12%	10%	14%	12%	12%
			PB[1]	10%	—	12%	—	10%	_	12%	_
		_	PF[9]	10%	—	12%	—	10%	_	12%	_
		_	PF[8]	10%	14%	12%	13%	10%	14%	12%	13%
		_	PF[12]	10%	15%	12%	13%	10%	15%	12%	13%
		1	PC[6]	10%	—	12%	—	10%	_	12%	_
			PC[7]	10%	_	12%		10%		12%	_
		_	PF[10]	10%	14%	11%	12%	10%	14%	11%	12%
		_	PF[11]	9%		11%		9%		11%	
		1	PA[15]	8%	12%	10%	10%	8%	12%	10%	10%
		_	PF[13]	8%		10%	_	8%	_	10%	_
		1	PA[14]	8%	11%	9%	10%	8%	11%	9%	10%
			PA[4]	7%	—	9%	_	7%		9%	
			PA[13]	7%	10%	8%	9%	7%	10%	8%	9%
			PA[12]	7%		8%	_	7%		8%	

Table 23. I/O weight¹ (continued)

176 LQFP 144/100 LQFP												
Sup	ply segn	nent				r				1		
			Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weight 5 V		Weight 3.3 V		
176 LQFP	144 LQFP	100 LQFP		SRC ² = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	
3	2	2	PB[9]	1%	_	1%	_	1%	_	1%	_	
			PB[8]	1%	—	1%	_	1%	—	1%	—	
			PB[10]	5%	—	6%	_	6%	—	7%	—	
		_	PF[0]	5%	_	6%	_	6%	_	8%	—	
		_	PF[1]	5%	_	6%	_	7%	_	8%	_	
		_	PF[2]	6%	_	7%	_	7%	_	9%	—	
		—	PF[3]	6%	_	7%	_	8%	—	9%	—	
		_	PF[4]	6%	—	7%	_	8%	—	10%	—	
		_	PF[5]	6%	—	7%	_	9%	—	10%	—	
		_	PF[6]	6%	—	7%		9%	—	11%	—	
		_	PF[7]	6%	—	7%		9%	—	11%	—	
	_	_	PJ[3]	6%	—	7%		—	—	—	_	
	_	_	PJ[2]	6%	—	7%	_	—	—	—	_	
	_	_	PJ[1]	6%	—	7%	_	—	—	—	_	
	_	_	PJ[0]	6%	—	7%			—	—	—	
			PI[15]	6%	—	7%	—	—	—	—	—	
	_	_	PI[14]	6%	—	7%		—	—	—	_	
	2	2	PD[0]	1%	—	1%		1%	—	1%	—	
			PD[1]	1%	—	1%	_	1%	—	1%	_	
			PD[2]	1%	—	1%	_	1%	—	1%	_	
			PD[3]	1%	_	1%	_	1%	_	1%	—	
			PD[4]	1%	_	1%	_	1%	_	1%	—	
			PD[5]	1%	_	1%	_	1%	_	1%		
			PD[6]	1%	_	1%	_	1%	_	2%		
			PD[7]	1%	—	1%	_	1%	—	2%	—	

Table 23. I/O weight¹ (continued)

•					176 L	QFP			144/10	0 LQFP	
Sup	ply segr	nent	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weight 3.3 V	
176 LQFP	144 LQFP	100 LQFP		SRC ² = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
4	2	2	PD[8]	1%	—	1%	—	1%	—	2%	—
			PB[4]	1%	—	1%	—	1%	—	2%	—
			PB[5]	1%		1%		1%	—	2%	—
			PB[6]	1%	—	1%	—	1%	—	2%	—
			PB[7]	1%	—	1%	—	1%	—	2%	—
			PD[9]	1%	—	1%	—	1%	—	2%	—
			PD[10]	1%	—	1%	—	1%	—	2%	—
			PD[11]	1%	—	1%	—	1%	—	2%	—
4	_	—	PB[11]	1%	—	1%	—	—	—	—	—
	_	—	PD[12]	11%	—	13%	—	—	—	—	—
	2	2	PB[12]	11%	—	13%	—	15%	—	17%	—
			PD[13]	11%	—	13%	—	14%	—	17%	—
			PB[13]	11%	—	13%	—	14%	—	17%	—
			PD[14]	11%		13%		14%		17%	
			PB[14]	11%	—	13%	—	14%		16%	
			PD[15]	11%	—	13%	—	13%		16%	
			PB[15]	11%		13%		13%		15%	
			PI[8]	10%	_	12%	—	—	_	—	—
			PI[9]	10%	_	12%	—			—	
	_		PI[10]	10%		12%					
			PI[11]	10%	_	12%	—	—	_	—	—
			PI[12]	10%	—	12%	—	—	—	—	—
			PI[13]	10%	—	11%	—	—	_	—	—
	2	2	PA[3]	9%	—	11%	—	11%	_	13%	—
			PG[13]	9%	13%	11%	11%	10%	14%	12%	13%
			PG[12]	9%	13%	10%	11%	10%	14%	12%	12%
			PH[0]	6%	8%	7%	7%	6%	9%	7%	8%
		_	PH[1]	6%	8%	7%	7%	6%	8%	7%	7%
		—	PH[2]	5%	7%	6%	6%	5%	7%	6%	7%
			PH[3]	5%	7%	5%	6%	5%	7%	6%	6%
			PG[1]	4%	_	5%		4%		5%	—
			PG[0]	4%	5%	4%	5%	4%	5%	4%	5%

Table 2	23. I/O	weight ¹	(continued)
---------	---------	---------------------	-------------

MPC5607B Microcontroller Data Sheet, Rev. 9

					176 L	QFP			144/10	0 LQFP	
Sup	ply segn	nent	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weigh	t 3.3 V
176 LQFP	144 LQFP	100 LQFP		SRC ² = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
5	3	_	PF[15]	4%		4%		4%		4%	_
		_	PF[14]	4%	6%	5%	5%	4%	6%	5%	5%
		_	PE[13]	4%	—	5%	_	4%	—	5%	—
		3	PA[7]	5%		6%		5%		6%	_
			PA[8]	5%	_	6%	_	5%		6%	—
			PA[9]	6%	_	7%	_	6%		7%	—
			PA[10]	6%	_	8%		6%		8%	—
			PA[11]	8%	—	9%	—	8%	—	9%	—
			PE[12]	8%	—	9%	—	8%	—	9%	—
		_	PG[14]	8%	—	9%	—	8%	—	9%	—
			PG[15]	8%	11%	9%	10%	8%	11%	9%	10%
		_	PE[14]	8%	—	9%	—	8%	—	9%	—
		_	PE[15]	8%	11%	9%	10%	8%	11%	9%	10%
		_	PG[10]	8%	—	9%	—	8%	_	9%	
		_	PG[11]	7%	11%	9%	9%	7%	11%	9%	9%
	_	_	PH[11]	7%	10%	9%	9%	—	—	—	—
	_	_	PH[12]	7%	10%	8%	9%	—	_	—	
			PI[5]	7%	—	8%	—	—	—	—	
	—	_	PI[4]	7%	_	8%	_	—	_	—	—
	3	3	PC[3]	6%	—	8%	—	6%	_	8%	—
			PC[2]	6%	8%	7%	7%	6%	8%	7%	7%
			PA[5]	6%	8%	7%	7%	6%	8%	7%	7%
			PA[6]	5%		6%		5%	—	6%	
			PH[10]	5%	7%	6%	6%	5%	7%	6%	6%
			PC[1]	5%	19%	5%	13%	5%	19%	5%	13%

Table 23. I/O weight¹ (continued)

0					176 L	QFP			144/10	0 LQFP	
Sup	ply segr	nent	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weigh	t 3.3 V
176 LQFP	144 LQFP	100 LQFP		SRC ² = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
6	4	4	PC[0]	6%	9%	7%	8%	7%	10%	8%	8%
			PH[9]	7%	—	8%	—	7%	—	9%	—
			PE[2]	7%	10%	8%	9%	8%	11%	9%	10%
			PE[3]	7%	10%	9%	9%	8%	12%	10%	10%
			PC[5]	7%	11%	9%	9%	8%	12%	10%	11%
			PC[4]	8%	11%	9%	10%	9%	13%	10%	11%
			PE[4]	8%	11%	9%	10%	9%	13%	11%	12%
			PE[5]	8%	11%	10%	10%	9%	14%	11%	12%
			PH[4]	8%	12%	10%	10%	10%	14%	12%	12%
			PH[5]	8%		10%		10%		12%	_
		_	PH[6]	8%	12%	10%	11%	10%	15%	12%	13%
		_	PH[7]	9%	12%	10%	11%	11%	15%	13%	13%
		_	PH[8]	9%	12%	10%	11%	11%	16%	13%	14%
		4	PE[6]	9%	12%	10%	11%	11%	16%	13%	14%
			PE[7]	9%	12%	10%	11%	11%	16%	14%	14%
		_	PI[3]	9%		10%		_		_	
		_	PI[2]	9%	_	10%		_		_	_
		_	PI[1]	9%	_	10%		_		_	_
		—	PI[0]	9%	_	10%	_			—	
	4	4	PC[12]	8%	12%	10%	11%	12%	18%	15%	16%
			PC[13]	8%	_	10%		13%	_	15%	_
			PC[8]	8%	—	10%	—	13%		15%	
			PB[2]	8%	11%	9%	10%	13%	18%	15%	16%

Table 23. I/O weight¹ (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

² SRC: "Slew Rate Control" bit in SIU_PCRx

4.6.6 **RESET** electrical characteristics

The device implements a dedicated bidirectional $\overline{\text{RESET}}$ pin.

MPC5607B Microcontroller Data Sheet, Rev. 9



Figure 7. Start-up reset requirements



Figure 8. Noise filtering on reset signal

Table 24. Reset electrical characteristics

Symb	ol	с	Parameter	Conditions ¹	Va		Value			
Symbol	01	Ŭ		Conditione	Min	Тур	Max	Unit		
V _{IH}	SR		Input High Level CMOS (Schmitt Trigger)	_	0.65V _{DD}		V _{DD} + 0.4	V		

Symb		с	Parameter	Conditions ¹		Valu	e	Unit
Symb	01	C	Farameter	Conditions	Min	Тур	Max	Onit
V _{IL}	SR	Ρ	Input low Level CMOS (Schmitt Trigger)	_	-0.4	—	0.35V _{DD}	V
V _{HYS}	СС	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V _{DD}	—	_	V
V _{OL}	СС	Ρ	Output low level	Push Pull, $I_{OL} = 2 \text{ mA}$, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	_	_	0.1V _{DD}	V
				Push Pull, I _{OL} = 1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	_	_	0.1V _{DD}	
				Push Pull, $I_{OL} = 1 \text{ mA}$, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5	
t _{tr}	СС	D	Output transition time output pin ³ MEDIUM configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	10	ns
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	—	20	
				C _L = 100 pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	—	40	
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	12	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	25	
				C _L = 100 pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	40	
W _{FRST}	SR	Ρ	RESET input filtered pulse	—	—	—	40	ns
W _{NFRST}	SR	Ρ	RESET input not filtered pulse	—	1000	—	—	ns
I _{WPU}	СС	Ρ	Weak pull-up current absolute	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	10	—	150	μA
		D	value	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	10	—	150	
		Ρ		$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^4$	10	—	250	

Table 24. Reset electrical characteristics (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

² This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of the device reference manual).

 $^3~$ CL includes device and package capacitance (C_{PKG} < 5 pF).

⁴ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

4.7 Power management electrical characteristics

4.7.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply V_{DD_LV} from the high voltage ballast supply V_{DD_BV} . The regulator itself is supplied by the common I/O supply V_{DD} . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through V_{DD} power pin.
- BV: High voltage external power supply for internal ballast module. This must be provided externally through $V_{DD BV}$ power pin. Voltage values should be aligned with V_{DD} .
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
 - LV_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
 - LV_CFLA: Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_DFLA: Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_PLL: Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.





Figure 9. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V_{DD_LV}/V_{SS_LV} supply pairs to ensure stable voltage (see 4.4, Recommended operating conditions).

Symbol		с	Parameter	Conditions ¹		Unit		
Symbol		C	Falameter	Conditions	Min	Тур	Max	
C _{REGn}	SR		Internal voltage regulator external capacitance	—	200	_	500	nF
R _{REG}	SR		Stability capacitor equivalent serial resistance	Range: 10 kHz to 20 MHz	_	—	0.2	Ω
C _{DEC1}	SR		Decoupling capacitance ² ballast	V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 4.5 V to 5.5 V	100 ³	470 ⁴	_	nF
				V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 3 V to 3.6 V	400		_	

Table 25. Voltage regulator electrical characteristics

Symbol		С	Parameter	Conditions ¹		Value		Unit
Symbol		C	Farameter	Conditions	Min	Тур	Max	Unit
C _{DEC2}	SR		Decoupling capacitance regulator supply	V _{DD} /V _{SS} pair	10	100	_	nF
V _{MREG}	СС	Т	Main regulator output voltage	Before exiting from reset	_	1.32		V
		Ρ		After trimming	1.16	1.28	_	
I _{MREG}	SR	-	Main regulator current provided to V _{DD_LV} domain	—	_	_	150	mA
IMREGINT	СС	D	Main regulator module current	I _{MREG} = 200 mA	_	_	2	mA
			consumption	I _{MREG} = 0 mA	_	_	1	
V _{LPREG}	СС	Ρ	Low-power regulator output voltage	After trimming	1.16	1.28	_	V
I _{LPREG}	SR		Low-power regulator current provided to $V_{DD_{LV}}$ domain	—	_	_	15	mA
ILPREGINT	СС	D	Low-power regulator module current consumption	I _{LPREG} = 15 mA; T _A = 55 °C	_	_	600	μA
				I _{LPREG} = 0 mA; T _A = 55 °C	—	5	_	
V _{ULPREG}	СС	Ρ	Ultra low power regulator output voltage	After trimming	1.16	1.28	_	V
I _{ULPREG}	SR	_	Ultra low power regulator current provided to V _{DD_LV} domain	—	_	_	5	mA
IULPREGINT	СС	D	Ultra low power regulator module current consumption	I _{ULPREG} = 5 mA; T _A = 55 °C	—	_	100	μA
				I _{ULPREG} = 0 mA; T _A = 55 °C	_	2	—	1
I _{DD_BV}	СС	D	In-rush average current on V _{DD_BV} during power-up ⁵	—	—	—	300 ⁶	mA

Table 25. Voltage regulator electrical characteristics (continued)

 $^1~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

² This capacitance value is driven by the constraints of the external voltage regulator supplying the V_{DD_BV} voltage. A typical value is in the range of 470 nF.

- $^{3}\,$ This value is acceptable to guarantee operation from 4.5 V to 5.5 V
- ⁴ External regulator and capacitance circuitry must be capable of providing I_{DD_BV} while maintaining supply V_{DD_BV} in operating range.
- ⁵ In-rush average current is seen only for short time during power-up and on standby exit (maximum 20 μs, depending on external capacitances to be loaded).
- ⁶ The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I_{MREG} value for minimum amount of current to be provided in cc.

4.7.2 Low voltage detector electrical characteristics

The device implements a power-on reset (POR) module to ensure correct power-up initialization, as well as five low voltage detectors (LVDs) to monitor the V_{DD} and the V_{DD} LV voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV3B monitors V_{DD_BV} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27_VREG in device reference manual)
- LVDHV5 monitors V_{DD} when application uses device in the 5.0 V ± 10% range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD1 in device reference manual)
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)

NOTE

When enabled, power domain No. 2 is monitored through LVDLVBKP.



Figure 10. Low voltage detector vs reset

Symbol		с	Parameter	Conditions ¹		Value		Unit
Cymbol		Ŭ	i arameter	Conditions	Min	Тур	Max	onn
V _{PORUP}	SR	Ρ	Supply for functional POR module	T _A = 25 °C,	1.0	_	5.5	V
V _{PORH}	СС	Ρ	Power-on reset threshold	after trimming	1.5	_	2.6	
V _{LVDHV3H}	СС	Т	LVDHV3 low voltage detector high threshold		_	_	2.95	
V _{LVDHV3L}	СС	Ρ	LVDHV3 low voltage detector low threshold		2.6		2.9	
V _{LVDHV3BH}	СС	Ρ	LVDHV3B low voltage detector high threshold				2.95	
V _{LVDHV3BL}	СС	Ρ	LVDHV3B low voltage detector low threshold		2.6		2.9	
V _{LVDHV5H}	СС	Т	LVDHV5 low voltage detector high threshold				4.5	
V _{LVDHV5L}	СС	Ρ	LVDHV5 low voltage detector low threshold		3.8		4.4	
V _{LVDLVCORL}	СС	Ρ	LVDLVCOR low voltage detector low threshold		1.08	—	1.16	
V _{LVDLVBKPL}	СС	Ρ	LVDLVBKP low voltage detector low threshold		1.08	_	1.16	

Table 26. Low voltage detector electrical characteristics

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

4.8 **Power consumption**

Table 27 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Symbo		с	Parameter	Conditior	ne ¹		Value		Unit
Symbo	•	Ŭ	i didineter	Condition	15	Min	Тур	Max	O
I _{DDMAX} ²	СС	D	RUN mode maximum average current	-			115	140 ³	mA
I _{DDRUN} ⁴	СС	Т	RUN mode typical average	f _{CPU} = 8 MHz		_	12	—	mA
		Т	current ⁵	f _{CPU} = 16 MHz		_	27	—	
		Т		f _{CPU} = 32 MHz		_	43	—	
		Ρ		f _{CPU} = 48 MHz		_	56	100	
		Ρ		f _{CPU} = 64 MHz		_	70	125	
IDDHALT	СС	С	HALT mode current ⁶	Slow internal RC	T _A = 25 °C	_	10	18	mA
		Ρ		oscillator (128 kHz) running	T _A = 125 °C		17	28	
I _{DDSTOP}	СС	Ρ	STOP mode current ⁷	Slow internal RC	T _A = 25 °C		350	900 ⁸	μΑ
		D		oscillator (128 kHz) running	T _A = 55 °C	_	750	—	
		D			T _A = 85 °C	_	2	7	mA
		D			T _A = 105 °C	_	4	10	
		Ρ			T _A = 125 °C	_	7	14	

Table 27. Power consumption on VDD_BV and VDD_HV

Symbo	I	с	Parameter	Conditions ¹			Value		Value		
Cymbe	•	Ŭ	i ulumotor	Contaillor	Min		Тур	Max	Unit		
I _{DDSTDBY2}	СС	Ρ	STANDBY2 mode current ⁹	Slow internal RC	T _A = 25 °C	_	30	100	μA		
		D		oscillator (128 kHz) running	T _A = 55 °C		75				
		D			T _A = 85 °C	_	180	700			
		D			T _A = 105 °C	_	315	1000			
		Ρ			T _A = 125 °C	_	560	1700			
I _{DDSTDBY1}	СС	Т	STANDBY1 mode current ¹⁰	Slow internal RC	T _A = 25 °C	_	20	60	μA		
		D		oscillator (128 kHz) running	T _A = 55 °C	_	45				
		D			T _A = 85 °C	_	100	350			
		D			T _A = 105 °C	_	165	500			
		D			T _A = 125 °C		280	900			

Table 27. Power consumption on VDD_BV and VDD_HV (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

- ² Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.
- ³ Higher current may be sunk by device during power-up and standby exit. Please refer to in-rush average current in Table 25.
- ⁴ RUN current measured with typical application with accesses on both Flash and RAM.
- ⁵ Only for the "P" classification: Data and Code Flash in Normal Power. Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system clock (4 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled.
- ⁶ Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz on. 10 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but not reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but not reception or transmission), instance: 3 to 9 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication), instance: 1 to 5 clocks gated. RTC/API ON. PIT ON. STM ON. ADC1 OFF. ADC0 ON but no conversion except two analog watchdogs.
- ⁷ Only for the "P" classification: No clock, FIRC 16 MHz off, SIRC 128 kHz on, PLL off, HPvreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
- ⁸ When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
- ⁹ Only for the "P" classification: ULPreg on, HP/LPVreg off, 32 KB RAM on, device configured for minimum consumption, all possible modules switched off.
- ¹⁰ ULPreg on, HP/LPVreg off, 8 KB RAM on, device configured for minimum consumption, all possible modules switched off.

4.9 Flash memory electrical characteristics

4.9.1 Program/erase characteristics

Table 28 shows the program and erase characteristics.

Table 28. Program and erase specifications

						V	alue		
Symbol		С	Parameter	Conditions	Min	Typ ¹	Initial max ²	Max ³	Unit
t _{dwprogram}	CC	С	Double word (64 bits) program time ⁴	Code Flash	—	18	50	500	μs
				Data Flash		22			
t _{16Kpperase}			16 KB block preprogram and erase time	Code Flash	—	200	500	5000	ms
				Data Flash		300			
t _{32Kpperase}			32 KB block preprogram and erase time	Code Flash	—	300	600	5000	ms
				Data Flash		400			
t _{128Kpperase}			128 KB block preprogram and erase time	Code Flash	—	600	1300	7500	ms
				Data Flash		800			
t _{esus}		D	Erase Suspend Latency		—		30	30	μs
t _{ESRT}		С	Erase Suspend Request Rate ⁵	Code Flash	20	—	—	—	ms
				Data Flash	10	—	—	—	

¹ Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

³ The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

⁴ Actual hardware programming times. This does not include software overhead.

⁵ Time between erase suspend resume and the next erase suspend request

Symbo	1	с	Parameter	Conditions		Value		Unit
Symbo		C	Falanetei	Conditions	Min	Тур	Max	
P/E	CC	С	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range (T _J)	_	100,000		_	cycles
P/E	CC	С	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range (T _J)	_	10,000	100,000	_	cycles
P/E	CC	С	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T _J)	_	1,000	100,000	—	cycles
Retention	СС	С	85 °C average ambient	Blocks with 0–1,000 P/E cycles	20	—		years
			temperature ¹	Blocks with 1,001–10,000 P/E cycles	10	—	—	years
				Blocks with 10,001–100,000 P/E cycles	5		_	years

Table 29. Flash module life

¹ Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 30. Flash read access timing

Symbol		С	Parameter	Conditions ¹	Max	Unit
f _{READ}	CC	Ρ	Maximum frequency for Flash reading	2 wait states	64	MHz
		С		1 wait state	40	
		С		0 wait states	20	

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

4.9.2 Flash power supply DC characteristics

Table 31 shows the power supply DC characteristics on external supply.

MPC5607B Microcontroller Data Sheet, Rev. 9

Symbo	51	Parameter	Conditions ¹				Value)	Unit
Cymbe			Conditions		Min	Тур Мах		0	
ICFREAD	СС	Sum of the current consumption on	Flash module read	Code Flash			33	mA	
IDFREAD		V_{DD_HV} and V_{DD_BV} on read access	f _{CPU} = 64 MHz	Data Flash	_	_	33		
ICFMOD	СС	Sum of the current consumption on V_{DD_HV} and V_{DD_BV} on matrix modification (program/erase)	Program/Erase	Code Flash	_	_	52	mA	
I _{DFMOD}			on-going while reading Flash registers f _{CPU} = 64 MHz	Data Flash	_		33		
I _{CFLPW}	СС	Sum of the current consumption on	—	Code Flash	_	_	1.1	mA	
I _{DFLPW}		V_{DD_HV} and V_{DD_BV} during Flash low power mode		Data Flash			900	μA	
I _{CFPWD}	СС	Sum of the current consumption on	—	Code Flash			150	μA	
I _{DFPWD}		V_{DD_HV} and V_{DD_BV} during Flash power down mode		Data Flash	—	—	150		

Table 31. Flash power supply DC electrical characteristics

¹ V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

4.9.3 Start-up/Switch-off timings

Table 32. Start-up time/Switch-off time

Symbol	Symbol C Parameter		Conditions ¹		Value		Unit	
Symbol		C	Falanciel	Conditions	Min	Тур		
t _{FLARSTEXIT}	CC	Т	Delay for Flash module to exit reset mode	_	—	—	125	μs
t _{FLALPEXIT}	СС	Т	Delay for Flash module to exit low-power mode	_	—	—	0.5	
t _{FLAPDEXIT}	СС	Т	Delay for Flash module to exit power-down mode	_			30	
t _{FLALPENTRY}	СС	Т	Delay for Flash module to enter low-power mode	—	—	—	0.5	
t _{FLAPDENTRY}	СС	Т	Delay for Flash module to enter power-down mode	_			1.5	

¹ V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

4.10 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.10.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for the application.

- Software recommendations The software flowchart must include the management of runaway conditions such as:
 - Corrupted program counter
 - Unexpected reset
 - Critical data corruption (control registers...)
- Prequalification trials Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

4.10.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC61967-1 standard, which specifies the general conditions for EMI measurements.

Symbo	h	с	Parameter	Cond	itions		Value	Unit	
Cynis	51	Ŭ	i urumeter			Min	Тур	Max	
—	SR		Scan range	-	_	0.150		1000	MHz
f _{CPU}	SR		Operating frequency				64	_	MHz
V _{DD_LV}	SR		LV operating voltages	-	_		1.28	_	V
S _{EMI}	СС	Т			modulation	—		18	dBµV
				Test conforming to IEC 61967-2, f _{OSC} = 8 MHz/f _{CPU} = 64 MHz	± 2% PLL frequency modulation	_		14	dBµV

Table 33. EMI radiated emission measurement^{1,2}

¹ EMI testing and I/O port waveforms per IEC 61967-1, -2, -4

² For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

4.10.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

4.10.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts×(n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

Symbol	Ratings	Conditions	Class	Max value ³	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (Human Body Model)	$T_A = 25 \degree C$ conforming to AEC-Q100-002	H1C	2000	V
	Electrostatic discharge voltage (Machine Model)	$T_A = 25 \degree C$ conforming to AEC-Q100-003	M2	200	
V _{ESD(CDM)}	Electrostatic discharge voltage	$T_A = 25 \text{ °C}$	C3A	500	
	(Charged Device Model)	conforming to AEC-Q100-011		750 (corners)	

Table 34. ESD absolute maximum ratings^{1,2}

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

³ Data based on characterization results, not tested in production

4.10.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 35. Latch-up results

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = 125 \ ^{\circ}C$ conforming to JESD 78	II level A

4.11 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. Figure 11 describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

Table 36 provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.





Figure 11. Crystal oscillator and resonator connection scheme

Shunt Crystal Load on capacitance Crystal Crystal Nominal equivalent NDK crystal motional motional xtalin/xtalout between frequency series reference capacitance inductance C1 = C2 xtalout (MHz) resistance (C_m) fF (L_m) mH $(pF)^1$ and xtalin **ESR** Ω C0² (pF) 4 NX8045GB 300 2.68 591.0 21 2.93 8 NX5032GA 300 2.46 160.7 17 3.01 10 150 2.93 86.6 15 2.91 12 120 3.11 56.5 15 2.93 16 120 3.90 25.3 10 3.00

Table 36. Crystal description

The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.

² The value of C0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).



Figure 12. Fast external crystal oscillator (4 to 16 MHz) timing diagram

Symbol		с	Parameter	Conditions ¹		Value		Unit
Symbol		C	Faiameter	Conditions	Min	Тур	Мах	
f _{FXOSC}	SR		Fast external crystal oscillator frequency	_	4.0	—	16.0	MHz
9 _{mFXOSC}	СС	С	Fast external crystal oscillator transconductance	$V_{DD} = 3.3 V \pm 10\%,$ PAD3V5V = 1 OSCILLATOR_MARGIN = 0	2.2	_	8.2	mA/V
	CC	Ρ		$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0 OSCILLATOR_MARGIN = 0	2.0	_	7.4	
	СС	С		$V_{DD} = 3.3 V \pm 10\%,$ PAD3V5V = 1 OSCILLATOR_MARGIN = 1	2.7	_	9.7	
	СС	С		$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0 OSCILLATOR_MARGIN = 1	2.5	_	9.2	
V _{FXOSC}	СС	Т	Oscillation amplitude at EXTAL	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	1.3	_	_	V
				f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	1.3	—	_	
V _{FXOSCOP}	СС	С	Oscillation operating point	—		0.95		V
I _{FXOSC} ²	СС	Т	Fast external crystal oscillator consumption	—	_	2	3	mA

Table 37. Fast external crystal oscillator (4 to 16 MHz) electrical characteristic
--

Symbol		с	Parameter	Conditions ¹	Value			Unit	
Symbol		C	Faiameter	Conditions	Min	Тур	Max	Unit	
t _{FXOSCSU}	СС	Т	Fast external crystal oscillator start-up time	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	—	_	6	ms	
				f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	—	_	1.8		
V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V _{DD}		V _{DD} + 0.4	V	
V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.4	_	0.35V _{DD}	V	

Table 37. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_{A} = –40 to 125 °C, unless otherwise specified.

² Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals).

4.12 Slow external crystal oscillator (32 kHz) electrical characteristics

The device provides a low power oscillator/resonator driver.





Figure 14. Equivalent circuit of a quartz crystal

Symbol	Parameter	Conditions	Value			
Symbol	Parameter	Conditions	Min	Тур	Max — 28 65 50 35 30	Unit
L _m	Motional inductance	—	_	11.796	_	KH
Cm	Motional capacitance	—	_	2		fF
C1/C2	Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground ²	_	18	_	28	pF
R _m ³	Motional resistance	AC coupled at C0 = 2.85 pF^4	_	—	65	kΩ
		AC coupled at $C0 = 4.9 \text{ pF}^4$	_	—	50	
		AC coupled at $C0 = 7.0 \text{ pF}^4$	_	—	35	
		AC coupled at $C0 = 9.0 \text{ pF}^4$	_	—	30	

Table 38. Crystal motional characteristics¹

¹ The crystal used is Epson Toyocom MC306.

² This is the recommended range of load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.

 $^3\,$ Maximum ESR (R_m) of the crystal is 50 k $\!\Omega$

⁴ C0 Includes a parasitic capacitance of 2.0 pF between OSC32K_XTAL and OSC32K_EXTAL pins.



Figure 15. Slow external crystal oscillator (32 kHz) timing diagram

Symbol		С	Parameter	Conditions ¹		Value		Unit	
Symbol		C	Farameter	Conditions	Min	Тур	Max		
fsxosc	SR		Slow external crystal oscillator frequency	_	32	32.768	40	kHz	
V _{SXOSC}	СС	Т	Oscillation amplitude	_		2.1	_	V	
I _{SXOSCBIAS}	СС	Т	Oscillation bias current	—		2.5		μA	
I _{SXOSC}	СС	Т	Slow external crystal oscillator consumption		_	_	8	μA	
t _{SXOSCSU}	СС		Slow external crystal oscillator start-up time	_	_	—	2 ²	S	

¹ $V_{DD} = 3.3 V \pm 10\% / 5.0 V \pm 10\%$, $T_A = -40$ to 125 °C, unless otherwise specified. Values are specified for no neighbor GPIO pin activity. If oscillator is enabled (OSC32K_XTAL and OSC32K_EXTAL pins), neighboring pins should not toggle.

² Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

4.13 FMPLL electrical characteristics

The device provides a frequency modulated phase locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Symbol		с	Parameter	Conditions ¹	Value			Unit
					Min	Тур	Max	onne
f _{PLLIN}	SR	—	FMPLL reference clock ²	_	4	_	64	MHz

Table 40. FMPLL electrical characteristics
Symbo		С	Parameter	Conditions ¹		Unit		
Symbo	- Cymbol			Conditions	Min	Тур	Max	Unit
Δ_{PLLIN}	SR	_	FMPLL reference clock duty cycle ²	_	40	_	60	%
f _{PLLOUT}	CC	Ρ	FMPLL output clock frequency	—	16	_	64	MHz
f _{VCO} ³	СС	Ρ	VCO frequency without frequency modulation	_	256	_	512	MHz
		Ρ	VCO frequency with frequency modulation	_	245.76	_	532.48	
f _{CPU}	SR		System clock frequency	_	—	—	64	MHz
f _{FREE}	СС	Ρ	Free-running frequency	—	20	—	150	MHz
t _{LOCK}	СС	Ρ	FMPLL lock time	Stable oscillator (f _{PLLIN} = 16 MHz)		40	100	μs
Δt_{STJIT}	СС		FMPLL short term jitter ⁴	f _{sys} maximum	-4	_	4	%
Δt_{LTJIT}	СС	—	FMPLL long term jitter	f _{PLLCLK} at 64 MHz, 4000 cycles	—	—	10	ns
I _{PLL}	СС	С	FMPLL consumption	T _A = 25 °C	—	—	4	mA

Table 40. FMPLL electrical characteristics (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_{A} = –40 to 125 °C, unless otherwise specified

² PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and Δ_{PLLIN} .

³ Frequency modulation is considered $\pm 4\%$.

⁴ Short term jitter is measured on the clock rising edge at cycle n and n+4.

4.14 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device.

Symbol		с	Parameter	Conditions ¹		Unit		
		Ŭ	i ulumeter	Conditions	Min	Тур	Max	_
f _{FIRC}	СС	Ρ	0	T _A = 25 °C, trimmed	—	16	_	MHz
	SR		frequency	_	12		20	
I _{FIRCRUN} 2,	СС		Fast internal RC oscillator high frequency current in running mode	T _A = 25 °C, trimmed	_	_	200	μA
I _{FIRCPWD}	СС		Fast internal RC oscillator high frequency current in power down mode	T _A = 25 °C			10	μA

Table 41. Fast internal RC oscillator (16 MHz) electrical characteristics

Symbol		с	Parameter	C.	onditions ¹		Value		Unit
Symbol		C	Farameter	Conditions		Min	Тур	Max	onn
I _{FIRCSTOP}	CC	Т	Fast internal RC oscillator high	T _A = 25 °C	sysclk = off	-	500		μA
			frequency and system clock current in stop mode		sysclk = 2 MHz		600		
					sysclk = 4 MHz		700		
					sysclk = 8 MHz		900		
					sysclk = 16 MHz		1250		
t _{FIRCSU}	СС	С	Fast internal RC oscillator start-up time	V _{DD} = 5.0 V	± 10%	_	1.1	2.0	μs
Δ _{FIRCPRE}	СС	С	Fast internal RC oscillator precision after software trimming of f _{FIRC}	T _A = 25 °C		-1		1	%
$\Delta_{FIRCTRIM}$	СС	С	Fast internal RC oscillator trimming step	T _A = 25 °C			1.6		%
	СС	С	Fast internal RC oscillator variation over temperature and supply with respect to f_{FIRC} at $T_A = 25$ °C in high-frequency configuration		_	-5		5	%

 Table 41. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

² This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.15 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz low power internal RC oscillator. This can be used as the reference clock for the RTC module.

Symbol		с	Parameter	Conditions ¹			Unit	
Cymbol		Ŭ	runneer	Conditions	Min	Тур	Max	onn
f _{SIRC}	СС	Ρ	Slow internal RC oscillator low	T _A = 25 °C, trimmed	_	128	—	kHz
	SR		frequency	—	100	_	150	
I _{SIRC} ^{2,}	СС	С	Slow internal RC oscillator low frequency current	T _A = 25 °C, trimmed	_	_	5	μA
t _{SIRCSU}	СС	Ρ	Slow internal RC oscillator start-up time	$T_A = 25 \ ^{\circ}C, V_{DD} = 5.0 \ V \pm 10\%$	_	8	12	μs
$\Delta_{SIRCPRE}$	СС	С	Slow internal RC oscillator precision after software trimming of f _{SIRC}	T _A = 25 °C	-2		2	%
	СС	С	Slow internal RC oscillator trimming step	_	_	2.7		

Table 42. Slow internal RC oscillator (128 kHz) electrical characteristics

Table 42. Slow internal RC oscillator (128 kHz) electrical	characteristics (continued)
--	-----------------------------

ſ	Symbol		<u>ر</u>	Parameter	Conditions ¹		Unit		
	Symbol		Ŭ	i arameter	Conditions	Min	Тур	Max	
	$\Delta_{SIRCVAR}$	CC		Slow internal RC oscillator variation in temperature and supply with respect to f_{SIRC} at $T_A = 55$ °C in high frequency configuration		-10		10	%

¹ $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125 °C, unless otherwise specified ² This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.16 **ADC** electrical characteristics

Introduction 4.16.1

The device provides two Successive Approximation Register (SAR) analog-to-digital converters (10-bit and 12-bit).





Figure 16. ADC_0 characteristic and error definitions

4.16.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer

or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being C_S and C_{p2} substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S+C_{p2} equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (f_c \times (C_S+C_{p2}))$), where f_c represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S+C_{p2}) and the sum of $R_S + R_F$, the external circuit must be designed to respect the Equation 4:

Eqn. 4

$$V_A \bullet \frac{R_S + R_F}{R_{EO}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on a resistive path.



Figure 17. Input equivalent circuit (precise channels)



Figure 18. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit reported in Figure 17): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).



Figure 19. Transient behavior during sampling phase

Eqn. 5

Eqn. 6

Eqn. 8

In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

$$\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}$$

Equation 5 can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time t_S is always much longer than the internal time constant:

$$\tau_1 < (\mathbf{R}_{SW} + \mathbf{R}_{AD}) \bullet \mathbf{C}_S \ll t_s$$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to Equation 7:

$$Eqn. 7$$

$$V_{A1} \bullet (C_{S} + C_{P1} + C_{P2}) = V_{A} \bullet (C_{P1} + C_{P2})$$

2. A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_L : again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time t_s , a constraints on R_L sizing is obtained:

ADC_0 (10-bit) Eqn. 9
8.5 •
$$\tau_2 = 8.5 • R_L • (C_S + C_{P1} + C_{P2}) < t_s$$

ADC_1 (12-bit) Eqn. 10
$$10 \bullet \tau_2 = 10 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < t_s$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . Equation 11 must be respected (charge balance assuming now C_S already charged at V_{A1}):

Eqn. 11

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (t_s). The filter is typically designed to act as antialiasing.



Figure 20. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the antialiasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (t_c). Again the conversion period t_c is longer than the sampling time t_s , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time t_s , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive Equation 12 between the ideal and real sampled voltage on C_S :

Eqn. 12

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

81

Electrical characteristics

Value

Тур

Min

Eqn. 13

Eqn. 14

Unit

nA

Max

ADC_0 (10-bit) C_F > 2048 • C_S

ADC_1 (12-bit) $C_F > 8192 \bullet C_S$

4.16.3 ADC electrical characteristics

Parameter

Symbol C

I_{LKG}

Table 43. ADC input leakage current

Conditions

à	сс	D	Input leakage current	$T_A = -40 \ ^\circ C$	No current injection on adjacent pin	—	1	70
		D		T _A = 25 °C		_	1	70
		D		T _A = 85 °C			3	100
		D		T _A = 105 °C			8	200
		Ρ		T _A = 125 °C			45	400

Table 44. ADC_0 conversion characteristics (10-bit ADC_0)

Symbo	1	с	Parameter	Conditions ¹		Value		Unit
Cymbe	•	Ŭ	i didiliotor	Conditions	Min	Тур	Max	onic
V _{SS_ADC0}	SR		Voltage on VSS_HV_ADC0 (ADC_0 reference) pin with respect to ground (V _{SS}) ²	_	-0.1		0.1	V
V _{DD_ADC0}	SR		Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V _{SS})	_	V _{DD} – 0.1		V _{DD} + 0.1	V
V _{AINx}	SR		Analog input voltage ³	_	V _{SS_ADC0} - 0.1	_	V _{DD_ADC0} + 0.1	V
I _{ADC0pwd}	SR		ADC_0 consumption in power down mode	_	_	_	50	μA
I _{ADC0run}	SR		ADC_0 consumption in running mode	_	_		5	mA
f _{ADC0}	SR	_	ADC_0 analog frequency	—	6	_	32 + 4%	MHz
Δ_{ADC0} sys	SR	_	ADC_0 digital clock duty cycle (ipg_clk)	ADCLKSEL = 1 ⁴	45		55	%
t _{ADC0_PU}	SR	—	ADC_0 power up delay	_	_		1.5	μs
t _{ADC0_S}	СС	Т	Sampling time ⁵	f _{ADC} = 32 MHz, INPSAMP = 17	0.5	_		μs
				f _{ADC} = 6 MHz, INPSAMP = 255	_		42	

O			Deverseter	0	1		Value		11
Symbo	DI	С	Parameter	Conditions ¹		Min	Тур	Мах	_Uni
t _{ADC0_C}	СС	Ρ	Conversion time ⁶	f _{ADC} = 32 MHz, INPCMP = 2		0.625	—	_	μs
CS	СС	D	ADC_0 input sampling capacitance			—		3	pF
C _{P1}	СС	D	ADC_0 input pin capacitance 1			—	—	3	pF
C _{P2}	СС	D	ADC_0 input pin capacitance 2			—	—	1	pF
C _{P3}	СС	D	ADC_0 input pin capacitance 3				—	1	pF
R _{SW1}	СС	D	Internal resistance of analog source			—	-	3	kΩ
R_{SW2}	СС	D	Internal resistance of analog source			—	—	2	kΩ
R _{AD}	СС	D	Internal resistance of analog source			—	—	2	kΩ
I _{INJ}	SR	_	Input current Injection	Current injection on one ADC_0	V _{DD} = 3.3 V ± 10%	-5	—	5	mA
				input, different from the converted one	V _{DD} = 5.0 V ± 10%	-5	—	5	
INL	СС	Т	Absolute integral nonlinearity	No overload			0.5	1.5	LSE
DNL	СС	Т	Absolute differential nonlinearity	No overload		_	0.5	1.0	LSE
I E _O I	СС	Т	Absolute offset error				0.5	_	LSE
E _G	СС	Т	Absolute gain error			—	0.6	—	LSE
TUEP	СС	Ρ	Total unadjusted error ⁷ for	Without current in	njection	-2	0.6	2	LSE
		Т	precise channels, input only pins	With current inject	ction	-3	—	3	
TUEX	СС	Т	Total unadjusted error ⁷ for extended channel	Without current in	njection	-3	1	3	LSE
		Т		With current inject	ction	-4		4	

Table 44. ADC_0 conversion characteristics (10-bit ADC_0) (continued)

 $\overline{^{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

 2 Analog and digital V_{SS} **must** be common (to be tied together externally).

³ V_{AINx} may exceed V_{SS_ADC0} and V_{DD_ADC0} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.

⁴ Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.

⁵ During the sampling time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{ADC0_S} . After the end of the sampling time t_{ADC0_S} , changes of the analog input voltage have no effect on the conversion result. Values for the sampling clock t_{ADC0_S} depend on programming.

⁶ This parameter does not include the sampling time t_{ADC0_S}, but only the time for determining the digital result and the time to load the result's register with the conversion result.

⁷ Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.



Figure 21. ADC_1 characteristic and error definitions

Table 45. ADC_1 conversion characteristics (1	12-bit ADC_1)
---	---------------

Symbol	I	с	Parameter	Conditions ¹		Valu	е	Unit
Gymbol		Ŭ	rarameter	Conditions	Min	Тур	Max	onn
V _{SS_ADC1}	SR		Voltage on VSS_HV_ADC1 (ADC_1 reference) pin with respect to ground (V _{SS}) ²	_	-0.1		0.1	V
V _{DD_ADC1}	SR		Voltage on VDD_HV_ADC1 pin (ADC_1 reference) with respect to ground (V _{SS})	_	V _{DD} – 0.1		V _{DD} + 0.1	V

Symbol		с	Parameter	Conditions ¹		Valu	e	Unit
Symbol	1	C	Parameter	Conditions	Min	Тур	Max	Onit
V _{AINx}	SR		Analog input voltage ³	_	V _{SS_ADC1} - 0.1	—	V _{DD_ADC1} + 0.1	V
I _{ADC1pwd}	SR	_	ADC_1 consumption in power down mode	_	—	—	50	μA
I _{ADC1run}	SR	—	ADC_1 consumption in running mode	_	—		6	mA
f _{ADC1}	SR	—	ADC_1 analog frequency	V _{DD} = 3.3 V	3.33	—	20 + 4%	MHz
				V _{DD} = 5 V	3.33	—	32 + 4%	
t _{ADC1_PU}	SR	—	ADC_1 power up delay	_	—	—	1.5	μs
t _{ADC1_S}	СС	Т	Sampling time ⁴ V _{DD} = 3.3 V	f _{ADC1} = 20 MHz, INPSAMP = 12	600	_		ns
			Sampling time ⁴ V _{DD} = 5.0 V	f _{ADC1} = 32 MHz, INPSAMP = 17	500	—	_	
			Sampling time ⁴ V _{DD} = 3.3 V	f _{ADC1} = 3.33 MHz, INPSAMP = 255	—	—	76.2	μs
			Sampling time ⁴ V _{DD} = 5.0 V	f _{ADC1} = 3.33 MHz, INPSAMP = 255	—	—	76.2	-
t _{ADC1_C}	СС	Ρ	Conversion time ⁵ V _{DD} = 3.3 V	f _{ADC1} = 20 MHz, INPCMP = 0	2.4		—	μs
			Conversion time ⁵ V _{DD} = 5.0 V	f _{ADC 1} = 32 MHz, INPCMP = 0	1.5		_	μs
			Conversion time ⁵ V _{DD} = 3.3 V	f _{ADC 1} = 13.33 MHz, INPCMP = 0	-	—	3.6	μs
			Conversion time ⁵ V _{DD} = 5.0 V	f _{ADC1} = 13.33 MHz, INPCMP = 0	-	—	3.6	μs
$\Delta_{\rm ADC1_SYS}$	SR	_	ADC_1 digital clock duty cycle	ADCLKSEL = 1 ⁶	45	—	55	%
C _S	СС	D	ADC_1 input sampling capacitance	_	_	—	5	pF
C _{P1}	СС	D	ADC_1 input pin capacitance 1	_	_	—	3	pF
C _{P2}	СС	D	ADC_1 input pin capacitance 2	_			1	pF
C _{P3}	СС	D	ADC_1 input pin capacitance 3	_			1.5	pF
R _{SW1}	СС	D	Internal resistance of analog source		<u> </u>	—	1	kΩ
R _{SW2}	сс	D	Internal resistance of analog source		-	-	2	kΩ
R _{AD}	СС	D	Internal resistance of analog source		-	-	0.3	kΩ

Table 45. ADC_1 conversion characteristics (12-bit ADC_1) (continued)

Symbo	-	С	Parameter	Conditions ¹		Value		
Cymbol		C	Faialletei	Conditions	Min	Тур	Max	Unit
I _{INJ}	SR		Input current Injection	$ \begin{array}{c} \text{Current} \\ \text{injection on} \\ \text{one ADC_1} \\ \text{input, different} \\ \text{from the} \\ \text{converted one} \end{array} \\ \begin{array}{c} \text{V}_{\text{DD}} = 3.3 \text{ V} \pm 10 \\ \text{V}_{\text{DD}} = 5.0 \text{ V} \pm 10 \\ \text{or equation} \end{array} $		-	5	mA
INLP	СС	Т	Absolute integral nonlinearity – Precise channels	No overload	_	1	3	LSB
INLX	СС	Т	Absolute integral nonlinearity – Extended channels	No overload	_	1.5	5	LSB
DNL	СС	Т	Absolute differential nonlinearity	No overload	_	0.5	1	LSB
E _O	СС	Т	Absolute offset error	_	_	2	_	LSB
E _G	СС	Т	Absolute gain error	—	_	2	—	LSB
TUEP ⁷	СС	Ρ	· · · · · · · · · · · · · · · · · · ·	Without current injection	-6	—	6	LSB
		Т	precise channels, input only pins	With current injection	-8	—	8	
TUEX ⁷	СС	Т	Total unadjusted error for	Without current injection	-10	—	10	LSB
		Т	extended channel	With current injection	-12	-	12	

Table 45. ADC_1 conversion characteristics (12-bit ADC_1) (continued)

 1 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² Analog and digital V_{SS} **must** be common (to be tied together externally).

- ³ V_{AINx} may exceed V_{SS_ADC1} and V_{DD_ADC1} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFF.
- ⁴ During the sampling time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{ADC1_S}. After the end of the sampling time t_{ADC1_S}, changes of the analog input voltage have no effect on the conversion result. Values for the sampling clock t_{ADC1_S} depend on programming.
- ⁵ This parameter does not include the sampling time t_{ADC1_S}, but only the time for determining the digital result and the time to load the result's register with the conversion result.
- ⁶ Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.
- ⁷ Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

Г

4.17 On-chip peripherals

4.17.1 Current consumption

Symbol		С	Parameter		Conditions	Typical value ²	Unit
IDD_BV(CAN)	CC	Т	CAN (FlexCAN) supply current on V _{DD_BV}	Bitrate: 500 Kbyte/s Bitrate: 125 Kbyte/s	 Total (static + dynamic) consumption: FlexCAN in loop-back mode XTAL at 8 MHz used as CAN engine clock source Message sending period is 580 μs 	8 * f _{periph} + 85 8 * f _{periph} + 27	μA
I _{DD_BV} (eMIOS)	СС	Т	eMIOS supply current on V _{DD_BV}	 eMIOS channe Global prescal Dynamic consum 	Static consumption: • eMIOS channel OFF • Global prescaler enabled Dynamic consumption: • It does not change varying the frequency		
I _{DD_BV(SCI)}	сс	Т	SCI (LINFlex) supply current on V _{DD_BV}	LIN mode	Total (static + dynamic) consumption:		
I _{DD_BV(SPI)}	СС	Т	SPI (DSPI) supply current on V _{DD_BV}	Ballast dynamic c communication): • Baudrate: 2 Mt	Baudrate: 2 Mbit/sTransmission every 8 µs		
I _{DD_BV} (ADC_0/ADC_1)	СС	Т	ADC_0/ADC_1 supply current on V _{DD_BV}	V _{DD} = 5.5 V	Ballast static consumption (no conversion) ³ Ballast dynamic consumption (continuous conversion) ³	41 * f _{periph} 46 * f _{periph}	μA
IDD_HV_ADC0	сс	Т	ADC_0 supply current on V _{DD_HV_ADC0}	V _{DD} = 5.5 V	Analog static consumption (no conversion) Analog dynamic consumption (continuous conversion)	200	μA mA
IDD_HV_ADC1	сс	т	ADC_1 supply current on V _{DD_HV_ADC1}	V _{DD} = 5.5 V	Analog static consumption (no conversion)	300 * f _{periph}	μA
					Analog dynamic consumption (continuous conversion)	4	mA
I _{DD_HV} (FLASH)	СС	Т	CFlash + DFlash supply current on V _{DD_HV}	V _{DD} = 5.5 V —		12	mA
I _{DD_HV(PLL)}	СС	Т	PLL supply current on V _{DD_HV}	V _{DD} = 5.5 V —		30 * f _{periph}	μA

Table 46. On-chip peripherals current consumption¹

- ¹ Operating conditions: T_A = 25 °C, f_{periph} = 8 MHz to 64 MHz
 ² f_{periph} is an absolute value.
 ³ During the conversion, the total current consumption is given from the sum of the static and dynamic consumption, i.e., (41 + 46) * f_{periph}.

4.17.2 DSPI characteristics

	No. Symbo		_	D		DSPI0/D	SPI1/DS	PI3/DSPI5	0	SPI2/DS	SPI4		
NO.		oymbol		Symbol C		Parameter		Min	Тур	Max	Min	Тур	Мах
1 t _{SCK}	t _{SCK}	SR	D	SCK cycle time	Master mode (MTFE = 0)	125	—		333	—		ns	
			D		Slave mode (MTFE = 0)	125	-		333	—	_		
			D		Master mode (MTFE = 1)	83	-		125	—	_		
			D		Slave mode (MTFE = 1)	83	—	_	125	—	_		
_	f _{DSPI}	SR	D	DSPI digital controller frequ	iency	_	—	f _{CPU}	_		f _{CPU}	MHz	
_	Δt_{CSC}	СС	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->0	Master mode	_	_	130 ²	_		15 ³	ns	
_	Δt_{ASC}	СС	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->1	Master mode	_	_	130 ³	_	_	130 ³	ns	
2	t _{CSCext} ⁴	SR	D	CS to SCK delay	Slave mode	32	_		32	_		ns	
3	t _{ASCext} 5	SR	D	After SCK delay	Slave mode	1/f _{DSPI} + 5	—	_	1/f _{DSPI} + 5			ns	
4	t _{SDC}	СС	D	SCK duty cycle	Master mode	_	t _{SCK} /2	_		t _{SCK} /2		ns	
		SR	D		Slave mode	t _{SCK} /2	—	_	t _{SCK} /2	—	_		
5	t _A	SR	D	Slave access time	Slave mode	—	—	1/f _{DSPI} + 70		—	1/f _{DSPI} + 130	ns	
6	t _{DI}	SR	D	Slave SOUT disable time	Slave mode	7	—	_	7	—		ns	
7	t _{PCSC}	SR	D	PCSx to PCSS time	—	0	_	_	0		_	ns	
8	t _{PASC}	SR	D	PCSS to PCSx time	—	0	—	—	0		—	ns	
9	t _{SUI}	SR	D	Data setup time for inputs	Master mode	43	_	_	145		—	ns	
					Slave mode	5	_		5				

Table 47. DSPI characteristics¹

88

Table 47. DSPI characteristics¹ (continued)

No	No. Symbol C		C	Parameter		DSPI0/D	SPI1/DS	PI3/DSPI5	C	SPI2/DS	SPI4	Unit
110.				i didineter		Min	Тур	Max	Min	Тур	Мах	
10	t _{HI}	SR	D	Data hold time for inputs	Master mode	0	—	_	0	—	—	ns
					Slave mode	2 ⁶	—	_	2 ⁶	—		1
11	t _{SUO} 7	СС	D	Data valid after SCK edge	Master mode	_	—	32	—	—	50	ns
					Slave mode		—	52	—	—	160	1
12	t _{HO} 7	СС	D	Data hold time for outputs	Master mode	0	—	_	0	—	_	ns
					Slave mode	8	—	_	13	—	—	

Operating conditions: $C_L = 10$ to 50 pF, Slew_{IN} = 3.5 to 15 ns

² Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK starts before CSn is asserted. DSPI2 has only SLOW SCK available.

³ Maximum value is reached when CSn pad is configured as MEDIUM pad while SCK pad is configured as SLOW. A positive value means that CSn is deasserted before SCK. DSPI0 and DSPI1 have only MEDIUM SCK available.

⁴ The t_{CSC} delay value is configurable through a register. When configuring t_{CSC} (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than ∆t_{CSC} to ensure positive t_{CSCext}.

⁵ The t_{ASC} delay value is configurable through a register. When configuring t_{ASC} (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than Δt_{ASC} to ensure positive t_{ASCext}.

⁶ This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of DSPI_MCR register.

⁷ SCK and SOUT are configured as MEDIUM pad.









Figure 24. DSPI classic SPI timing — slave, CPHA = 0



Figure 25. DSPI classic SPI timing — slave, CPHA = 1



Figure 26. DSPI modified transfer format timing — master, CPHA = 0







Figure 28. DSPI modified transfer format timing — slave, CPHA = 0







Figure 30. DSPI PCS strobe (PCSS) timing

4.17.3 Nexus characteristics

No.	Symbo	al	с	Parameter		Value		Unit	
NO.	Symb	01		Faiameter	Min	Тур	Max		
1	t _{TCYC}	CC	D	TCK cycle time	64	—	—	ns	
2	t _{MCYC}	CC	D	MCKO cycle time	32			ns	
3	t _{MDOV}	CC	D	MCKO low to MDO data valid	_	—	8	ns	
4	t _{MSEOV}	CC	D	MCKO low to MSEO_b data valid	—	—	8	ns	
5	t _{EVTOV}	CC	D	MCKO low to EVTO data valid	—	—	8	ns	
6	t _{NTDIS}	CC	D	TDI data setup time	15	—	_	ns	
	t _{NTMSS}	CC	D	TMS data setup time	15	—	—	ns	
7	t _{NTDIH}	CC	D	TDI data hold time	5	—		ns	
	t _{NTMSH}	CC	D	TMS data hold time	5	—	—	ns	
8	t _{TDOV}	CC	D	TCK low to TDO data valid	35	—	_	ns	
9	t _{TDOI}	CC	D	TCK low to TDO data invalid	6	—	—	ns	

Table 48. Nexus characteristics



Figure 31. Nexus TDI, TMS, TDO timing

4.17.4 JTAG characteristics

No	No. Symbol		с	Parameter		Value		Unit
NO.	Synta			Falanciel	Min	Тур	Max	Onic
1	t _{JCYC}	CC	D	TCK cycle time	64	_	_	ns
2	t _{TDIS}	СС	D	TDI setup time	15	_	—	ns
3	t _{TDIH}	СС	D	TDI hold time	5	_	—	ns
4	t _{TMSS}	СС	D	TMS setup time	15	_	—	ns
5	t _{TMSH}	СС	D	TMS hold time	5	_	—	ns
6	t _{TDOV}	CC	D	TCK low to TDO valid	_		33	ns
7	t _{TDOI}	СС	D	TCK low to TDO invalid	6	_	—	ns



Figure 32. Timing diagram — JTAG boundary scan

5.1 Package mechanical data

5.1.1 176 LQFP



Figure 33. 176 LQFP package mechanical drawing (Part 1 of 3)



Figure 34. 176 LQFP package mechanical drawing (Part 2 of 3)

	NOTES:										
	1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE DATUM H.										
	2. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM & DIMENSION BY MORE THEN 0.08MM. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07MM FOR 0.4MM AND 0.5MM PITCH PACKAGES.										
DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX	DIM	MIN	NOM	МАХ
A			1.6	L1		1 REF					
A1	0.05		0.15	R1	0.08						
A2	1.35	1.4	1.45	R2	0.08		0.2				
b	0.17	0.22	0.27	S	(D.2 REF	-				
b1	0.17	0.2	0.23	θ	0°	3.5 °	7°				
с	0.09		0.2	θ1	0*						
c1	0.09		0.16	θ2	11 °	12 °	13°				
D		26 BSC		θ3	11°	12°	13°				
D1		24 BSC									
e		0.5 BSC	>								
E		26 BSC									
E1		24 BSC			UNIT	D	IMENSION .		REFER	ANCE D	
	L 0.45 0.6 0.75 UNIT TOLERANCES REFERANCE DOCUM										
						-		0		20 20	0 1002

Figure 35. 176 LQFP package mechanical drawing (Part 3 of 3)

5.1.2 144 LQFP



Figure 36. 144 LQFP package mechanical drawing (Part 1 of 2)



Figure 37. 144 LQFP package mechanical drawing (Part 2 of 2)

5.1.3 100 LQFP



Figure 38. 100 LQFP package mechanical drawing (Part 1 of 3)



Figure 39. 100 LQFP package mechanical drawing (Part 2 of 3)



Figure 50. 100 LQFP package mechanical drawing (Part 3 of 3)

5.1.4 208 MAPBGA



Figure 51. 208 MAPBGA package mechanical drawing (Part 1 of 2)



Figure 52. 208 MAPBGA package mechanical drawing (Part 2 of 2)

Ordering information

6 Ordering information



Note: Not all options are available on all devices.

¹ 208 MAPBGA is available only as development package for Nexus2+.

Appendix A Abbreviations

Table 53 lists abbreviations used but not defined elsewhere in this document.

Table 53. Abbreviations

Abbreviation	Meaning
CMOS	Complementary metal oxide semiconductor
СРНА	Clock phase
CPOL	Clock polarity
CS	Peripheral chip select
EVTO	Event out
МСКО	Message clock out
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
SCK	Serial communications clock
SOUT	Serial data out

Abbreviations

Abbreviation	Meaning
TBD	To be defined
ТСК	Test clock input
TDI	Test data input
TDO	Test data output
TMS	Test mode select

Table 53. Abbreviations (continued)

7 Revision history

Table 54 summarizes revisions to this document.

Table 54. Revision history

Revision	Date	Substantive changes
1	12-Jan-2009	Initial release
2	09 Nov-2009	Updated Features Replaced 27 IRQs in place of 23 ADC features External Ballast resistor support conditions Updated device summary-added 208 BGA details Updated block diagram to include VKUP Updated block diagram to include 5 ch ADC 12 -bit Updated Block summary table Updated LQFP 144, 176 and 100 pinouts. Applied new naming convention for ADC signals as ADCx_P[x] and ADCx_S[x] Section 1, "General description Updated block diagram-aligned with 512k Updated block diagram-aligned with 512k Section 2, "Package pinouts Updated 100,144,176,208 packages according to cut2.0 changes Added Section 3.5.1, "External ballast resistor recommendations Added NVUSRO [WATCHDOG_EN] field description Updated LOFP thermal characteristics Updated Voltage regulator capacitance connection Updated Voltage monitor electrical characteristics Updated DC electrical characteristics Updated DC electrical characteristics Updated Conversion characteristics Updated Conversion characteristics Updated Conversion characteristics Updated Conversion characteristics Updated Feast RC oscillator electrical characteristics-aligned with MPC5604B Updated ADC characteristics and error definitions diagram for 12 bit ADC
3	25 Jan-2010	Updated Features Updated block diagram to connect peripherals to pad I/O Updated block summary to include ADC 12-bit Updated 144, 176 and 100 pinouts to adjust format issues Table 26 Flash module life-retention value changed from 1-5 to 5 yrs Minor editing changes

Revision history

Revision	Date	Substantive changes
4	24 Aug 2010	Editorial changes and improvements.
	217/03/2010	Updated "Features" section
		Table 1: updated footnote concerning 208 MAPBGA
		In the block diagram:
		Added "5ch 12-bit ADC" block.
		• Updated Legend.
		 Added "Interrupt request with wakeup functionality" as an input to the WKPU block. Figure 2: removed alternate functions
		Figure 3: removed alternate functions
		Figure 4: removed alternate functions
		Table 2: added contents concerning the following blocks: CMU, eDMA, ECSM, MC_ME,
		MC_PCU, NMI, SSCM, SWT and WKPU
		Added Section 3.2, Pin muxing 4, Electrical characteristics: removed "Caution" note
		4.2, NVUSRO register: removed "NVUSRO[WATCHDOG_EN] field description" section
		Table 11: V_{IN} : removed min value in "relative to V_{DD} " row Table 12
		• TA C-Grade Part, TJ C-Grade Part, TA V-Grade Part, TJ V-Grade Part, TA M-Grade Part, TJ M-Grade Part
		added new rows
		 TV_{DD}: contents merged into one row
		 V_{DD_BV}: changed min value in "relative to V_{DD}" row
		4.5, Thermal characteristics
		• 4.5.1, External ballast resistor recommendations: added new paragraph about power
		supply
		 Table 14: added R_{AJB} and R_{AJC} rows Removed "208 MAPBGA thermal characteristics" table
		Table 15: rewrote parameter description of W_{FI} and W_{NFI}
		4.6.5, I/O pad current specification
		Removed I _{DYNSEG} information
		Updated "I/O supply segments" table
		Table 22: removed I _{DYNSEG} row
		Added Table 23
		Table 25
		Updated all values
		Removed I _{VREGREF} and I _{VREDLVD12} rows
		• Added the footnote "The duration of the in-rush current depends on the capacitance
		placed on LV pins. BV decaps must be sized accordingly. Refer to IMREG value for
		minimum amount of current to be provided in cc." to the I _{DD_BV} specification. Table 26
		Updated V _{PORH} min/max value
		Updated V _{LVDLVCORL} min value
		Updated Table 27
		Table 28
		 T_{dwprogram}: added initial max value
		Inserted T _{eslat} row
		Table 29: removed the "To be confirmed" footnote
		In the "Crystal oscillator and resonator connection scheme" figure, removed R _P
		Table 39
		 Removed g_{mSXOSC} row I_{SXOSCBIAS}: added min/typ/max value
		SXOSCBIAS. added minityp/max value

Table 54. Revision history (continued)

Table 54. Revision history (continued)
--

Revision	Date	Substantive changes
4 (cont.)	24 Aug 2010 (cont.)	• Added f_{VCO} row • Added Δt_{STJIT} row Table 41 • $I_{FIRCPWD}$: removed row for $T_A = 55 \degree C$ • Updated T_{FIRCSU} row Table 44: Added two rows: $I_{ADC0pwd}$ and $I_{ADC0run}$ Table 45 • Added two rows: $I_{ADC1pwd}$ and $I_{ADC1run}$ • Updated values of $f_{ADC - 1}$ and $t_{ADC1 - PU}$
		Updated t _{ADC1_C} row Updated Table 46 Updated Table 47 Updated Figure 40 6, Ordering information: deleted "Orderable part number summary" table
5	27 Aug 2010	Removed "Preliminary—Subject to Change Without Notice" marking. This data sheet contains specifications based on characterization data.
6	08 Jul 2011	Editorial and formatting changes throughout Replaced instances of "e20020" with "e20020h"Device family comparison table: • changed LINFlex count for 144-pin LQFP—was '6'; is '8' • changed LINFlex count for 176-pin LQFP—was '8'; is '10' • replaced 105 °C with 125 °C in footnote 2 MPC5607B block diagram: added GPIO and VREG to legend MPC5607B series block summary: added acronym "JTAGC"; in WKPU function changed "up to 18 external sources" to "up to 27 external sources" 144 LQFP pin configuration: for pins 37–72, restored the pin labels that existed prior to 27 July 2010 176 LQFP pin configuration: corrected name of pin 4: was EPC[15]; is PC[15] Added following sections: • Pad configuration during reset phases • Pad configuration during reset phases • Pad configuration during standby mode exit • Voltage supply pins • Pad types • System pins • Functional port pins • Nexus 2+ pins Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality; updated footnote describing default value of '1' in field descriptions NVUSRO[PAD3V5V] and NVUSRO[OSCILLATOR_MARGIN] Added section "NVUSRO[WATCHDOG_EN] field description" Tables "Absolute maximum ratings" and "Recommended operating conditions (3.3 V)": replaced "VSS_HV_ADC0, VSS_HV_ADC1" with "VDD_HV_ADC0, VDD_HV_ADC1" in V _{DD_ADC} parameter description "Recommended operating conditions (5.0 V)" table: replaced "VSS_HV_ADC0, VSS_HV_ADC1" with "VDD_HV_ADC0, VDD_HV_ADC1" in V _{DD_ADC} parameter description; changed 3.6V to 3.0V in footnote 2

Revision history

Revision	Date	Substantive changes		
Revision 6 (cont'd)	Date 08 Jul 2011	Section "External ballast resistor recommendations": replaced "low voltage monitor" with "low voltage detector (LVD)" "I/O input DC electrical characteristics" table: updated I _{LKG} characteristics "MEDIUM configuration output buffer electrical characteristics" table: changed "I _{OH} = 100 μ A" to "I _{OL} = 100 μ A" in V _{OL} conditions I/O weight: updated table (includes replacing instances of bit "SRE" with "SRC") "Reset electrical characteristics" table: updated parameter classification for II _{WPU} I Updated voltage regulator electrical characteristics Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); changed "as well as four low voltage detectors" to "as well as five low voltage detectors"; added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; updated values for V _{LVDLVBKPL} and V _{LVDLVCORL} Updated section "Power consumption" Section "Program/erase characteristics": removed table "FLASH_BIU settings vs.		
		 Section Program/erase characteristics : removed table PLASH_BID settings vs. frequency of operation" and associated introduction "Program and erase specifications" table: updated symbols PFCRn settings vs. frequency of operation: replaced "FLASH_BIU" with "PFCRn" in table title; updated field names and frequencies "Flash power supply DC electrical characteristics" table: deleted footnote 2 Crystal oscillator and resonator connection scheme: inserted footnote about possibly requiring a series resistor Fast external crystal oscillator (4 to 16 MHz) electrical characteristics: updated parameter classification for V_{FXOSCOP} Slow external crystal oscillator (32 kHz) electrical characteristics: updated footnote 1 Section "ADC electrical characteristics": updated symbols for offset error and gain error Section "Input impedance and ADC accuracy": changed "V_A/V_{A2}" to "V_{A2}/V_A" in Equation 11 ADC input leakage current: updated I_{LKG} characteristics ADC_0 conversion characteristics table: replaced instances of "ADCx_conf_sample_input" with "INPSAMP"; replaced instances of 		
		"ADCx_conf_comp" with "INPCMP ADC_1 characteristic and error definitions: replaced "AVDD" with "V _{DD_ADC} " ADC_1 conversion characteristics table: replaced instances of "ADCx_conf_sample_input" with "INPSAMP"; replaced instances of "ADCx_conf_comp" with "INPCMP" Updated "On-chip peripherals current consumption" table		

Table 54. Revision history (continued)	Table 54	Revision	history	(continued)
--	----------	----------	---------	-------------

Revision	Date	Substantive changes	
7	13 May 2013	 In the cover feature list: added "and ECC" at the end of "Up to 1.5 MB on-chip code flash memory supported with the flash memory control added "with ECC" at the end of "Up to 96 KB on-chip SRAM" Table 1 (MPC5607B family comparison), updated SCI (LINFlex) values, 8 channels for both MPC5605B and MPC5606B 176-pin. Table 12 (Recommended operating conditions (3.3 V)), updated conditions of T_A valu and relative footnote. Table 13 (Recommended operating conditions (5.0 V)), updated conditions of T_A valu and relative footnote. Table 20 (Output pin transition times), replaced T_{tr} with t_{tr} Table 20 (Output pin transition times), replaced T_{tr} with t_{tr} Updated Section 4.16.2, "Input impedance and ADC accuracy Table 26 (Low voltage detector electrical characteristics), changed V_{LVDHV3L}(min) an V_{LVDHV3BL}(min) from 2.7 V to 2.6 V. Table 28 (Program and erase specifications), added footnote about t_{ESRT} Table 40 (FMPLL electrical characteristics) (10-bit ADC_0)), changed I_{ADC0run} value from 40 mA to 5 mA. Table 47 (DSPI characteristics), in the heading row, replaced DSPI0/DSPI1/DSPI5/DSPI6 with DSPI0/DSPI3/DSPI5 Added "K=TSMC Fab" against the Fab and mask indicator in Figure 40 (Commercial product code structure). 	
8	19 Mar 2014	Added "K=TSMC Fab" against the Fab and mask indicator in Figure 40 (Commercial product code structure).	
9	9 Nov 2017	In Table 12 (Recommended operating conditions (3.3 V)) added Min value for $T_{VDD.}$ In Table 13 (Recommended operating conditions (5.0 V)) added Min value for $T_{VDD.}$ In 6, Ordering information added note "Not all options are available on all devices".	

How to Reach Us: Home Page: nxp.com Web Support: nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must bevalidated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can befound at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C.5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C.Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Arm Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and ÏVision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2017 NXP B.V.

Document Number: MPC5607B Rev. 9 11/2017







Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.