

# ORCA® ORT42G5 and ORT82G5

0.6 to 3.7 Gbps XAUI and FC FPSCs

July 2008 Data Sheet DS1027

#### Introduction

Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip (SoC) architecture, the ORT42G5 and ORT82G5 are made up of SERDES transceivers containing four and eight channels respectively. Each channel operates at up to 3.7 Gbps across 26 inches of FR-4 backplane, with a full-duplex synchronous interface with built-in Rx Clock and Data Recovery (CDR), and transmitter preemphasis, along with more than 400K usable FPGA system gates. The CDR circuitry available from Lattice's high-speed I/O portfolio (sysHSI<sup>TM</sup>), has already been proven in numerous applications, to create interfaces for SONET/SDH, Fibre Channel, and Ethernet (GbE, 10 GbE) applications.

Designers can also use these devices to drive high-speed data transfer across buses within any generic system. For example, designers can build a bridge for 10 G Ethernet: the high-speed SERDES interfaces can implement a XAUI interface with a configurable back-end interface such as XGMII. The ORT42G5 and ORT82G5 can also be used to provide a full 10 G backplane data connection and, in the case of the ORT82G5, provide both work and protection links between a line card and switch fabric.

The ORT42G5 and ORT82G5 provide a clockless high-speed interface for interdevice communication on a board or across a backplane. The built-in clock recovery of the ORT42G5 and ORT82G5 allows for higher system performance, easier-to-design clock domains in a multiboard system, and fewer signals on the backplane. Network designers will benefit from the backplane transceiver as a network termination device. The device supports embedded 8b/10b encoding/decoding and link state machines for 10 G Ethernet, and Fibre Channel.

The ORT82G5 is pinout compatible with a sister device, the ORSO82G5, which implements eight channels of SERDES with SONET scrambling and cell processing. The ORT42G5 is pin compatible with the ORSO42G5, which implements four channels of SERDES with SONET scrambling and cell processing.

Table 1. ORCA ORT42G5 and ORT82G5 Family – Available FPGA Logic

Device	PFU Rows	PFU Columns	Total PFUs	FPGA Max. User I/O	LUTs	EBR Blocks <sup>2</sup>	EBR Bits <sup>2</sup> (K)	FPGA System Gates (K) <sup>1</sup>
ORT42G5	36	36	1296	204	10,368	12	111	333-643
ORT82G5	36	36	1296	372	10,368	12	111	333-643

<sup>1.</sup> The embedded core, Embedded System Bus, FPGA interface and MPI are not included in the above gate counts. The system gate ranges are derived from the following: Minimum System Gates assumes 100% of the PFUs are used for logic only (No PFU RAM) with 40% EBR usage and two PLLs. Maximum System Gates assumes 80% of the PFUs are for logic, 20% are used for PFU RAM, with 80% EBR usage and four PLLs.

2. There are two 4K x 36 (144K bits each) RAM blocks in the embedded core which are also accessible by the FPGA logic.

Table of Contents	Reference Clock Requirements	37
	Synthesized and Recovered Clocks	37
Introduction1	Internal Clock Signals at the FPGA/Core Interface	
Table of Contents2	for the ORT42G5	38
Embedded Function Features4	Transmit and Receive Clock Rates	39
Programmable Features5	Transmit Clock Source Selection	39
Programmable Logic System Features6	Recommended Transmit Clock Distribution	
Description7	for the ORT42G5	39
What is an FPSC?7	Multi-Channel Alignment Clocking	
FPSC Overview7	Strategies for the ORT42G5	41
FPSC Gate Counting7	Internal Clock Signals at the FPGA/Core Interface	
FPGA/Embedded Core Interface7	for the ORT82G5	43
FPSC Design Kit7	Transmit and Receive Clock Rates	44
FPGA Logic Overview8	Transmit Clock Source Selection	44
PLC Logic8	Recommended Transmit Clock Distribution	
Programmable I/O8	for the ORT82G5	45
Routing9	Multi-Channel Alignment Clocking	
System-Level Features9	Strategies for the ORT82G5	47
Microprocessor Interface9	Reset Operation	
System Bus10	Start Up Sequence for the ORT42G5	
Phase-Locked Loops10	Start Up Sequence for the ORT82G5	
Embedded Block RAM10	Test Modes	
Configuration10	Loopback Testing	
Additional Information11	High-Speed Serial Loopback at the CML	
ORT42G5/ORT82G5 Overview11	Buffer Interface	53
Embedded Core Overview11	Parallel Loopback at the SERDES	
Serializer and Deserializer (SERDES)11	Boundary	54
MUX/DEMUX Block12	Parallel Loopback at MUX/DEMUX	
Multi-channel Alignment FIFOs12	Boundary, Excluding SERDES	55
XAUI and Fibre Channel Link State	SERDES Characterization Test Mode	
Machines12	(ORT82G5 Only)	55
FPGA/Embedded Core Interface12	Embedded Core Block RAM	
Dual Port RAMs13	Memory Maps	
FPSC Configuration13	Definition of Register Types	
Backplane Transceiver Core Detailed Description 13	ORT42G5 Memory Map	
8b/10b Encoding and Decoding14	ORT82G5 Memory Map	
Transmit Path (FPGA to Backplane) Logic 16	Recommended Board-level Clocking for	
8b/10b Encoder and 1:10 Multiplexer 18	the ORT42G5 and ORT82G5	73
CML Output Buffer18	Absolute Maximum Ratings	
Receive Path (Backplane to FPGA) Logic 19	Recommended Operating Conditions	
Link State Machines24	SERDES Electrical and Timing Characteristics	
XAUI Link Synchronization Function25	High Speed Data Transmitter	
Multi-channel Alignment27	High Speed Data Receiver	
ORT42G5 Multi-channel Alignment27	External Reference Clock	
ORT82G5 Multi-channel Alignment28	Embedded Core Timing Characteristics	
XAUI Lane Alignment Function	Pin Descriptions	
(Lane Deskew)29	Power Supplies for ORT42G5 AND ORT82G5	
Mixing Half-rate, Full-rate Modes30	Power Supply Descriptions	
Multi-channel Alignment Configuration30	Recommended Power Supply	
ORT42G5 Configuration30	Connections	85
ORT82G5 Configuration31	Recommended Power Supply Filtering	
ORT42G5 Alignment Sequence32	Scheme	85
ORT82G5 Alignment Sequence33	Package Information	
Reference Clocks and Internal Clock Distribution 37	Package Pinouts	

# **Lattice Semiconductor**

Package Thermal Characteristics	
Summary	114
Θ <sub>JA</sub>	
ΨJC	114
ΨJC	
ΨЈВ	115
FPSC Maximum Junction Temperatur	
Package Thermal Characteristics	115
Heat Sink Vendors for BGA Packages	s 115
Package Parasitics	116
Package Outline Drawings	
Ordering Information	

#### **Embedded Function Features**

- High-speed SERDES with programmable serial data rates over the range 0.6 to 3.7 Gbps. Operation has been
  demonstrated on design tolerance devices at 3.7 Gbps across 26 in. of FR-4 backplane and at 3.125 Gbps
  across 40 in. of FR-4 backplane across temperature and voltage specifications.
- Asynchronous operation per receive channel with the receiver frequency tolerance based on one reference clock per block channels (separate PLL per channel).
- Ability to select full-rate or half-rate operation per transmit or receive channel by setting the appropriate control registers.
- Programmable one-half amplitude transmit mode for reduced power in chip-to-chip application.
- Transmit preemphasis (programmable) for improved receive data eye opening.
- 32-bit (8b/10b) or 40-bit (raw data) parallel internal bus for data processing in FPGA logic.
- Provides a 10 Gbps backplane interface to switch fabric. Also supports multiple port cards at 2.5 Gbps.
- 3.125 Gbps SERDES compliant with XAUI serial data specification for 10 G Ethernet applications with protection.
- IEEE 802.3ae compliant XAUI transceiver. Includes embedded IEEE 802.3ae-based XAUI link state machine.
- Compliant to FC-0 specification for 1 Gbps, 2Gbps, 10 Gbps (FC-XAUI) modes. Includes Fibre Channel link state
  machine.
- High-Speed Interface (HSI) function for clock/data recovery serial backplane data transfer without external clocks.
- SERDES has low-power CML buffers. Support for 1.5V/1.8V I/Os. Allows use with optical transceiver, coaxial copper media, shielded twisted pair wiring or high-speed backplanes such as FR-4.
- Power down option of SERDES HSI receiver or transmitter on a per-channel basis.
- · Automatic lock to reference clock in the absence of valid receive data.
- · High-speed and low-speed loopback test modes.
- Requires no external component for clock recovery and frequency synthesis.
- SERDES characterization pins available to control/monitor the internal interface to one SERDES block (ORT82G5 only).
- SERDES HSI automatically recovers from loss-of-clock once its reference clock returns to normal operating state.
- Built-in boundary scan (IEEE ® 1149.1 and 1149.2 JTAG) for the programmable I/Os, not including the SERDES interface.
- FIFOs can align incoming data either across all eight channels (ORT82G5 only), across one or two groups of four channels, or across two or four groups of two channels. Alignment is done either using comma characters or by using the /A/ character in XAUI mode. Optionally, the alignment FIFOs can be bypassed for asynchronous operation between channels. (Each channel includes its own clock and frame pulse or comma detect.)
- Addition of two 4K x 36 dual-port RAMs with access to the programmable logic.
- The ORT82G5 is pinout compatible to the ORCA ORSO82G5 SONET backplane driver FPSC. The ORT42G5 is pin compatible to the ORSO42G5.

# **Programmable Features**

- High-performance programmable logic:
  - 0.16 μm 7-level metal technology.
  - Internal performance of >250 MHz.
  - Over 400K usable system gates.
  - Meets multiple I/O interface standards.
  - 1.5V operation (30% less power than 1.8V operation) translates to greater performance.
- Traditional I/O selections:
  - LVTTL (3.3V) and LVCMOS (2.5V and 1.8V) I/Os.
  - Per pin-selectable I/O clamping diodes provide 3.3V PCI compliance.
  - Individually programmable drive capability: 24 mA sink/12 mA source, 12 mA sink/6 mA source, or 6 mA sink/3 mA source.
  - Two slew rates supported (fast and slew-limited).
  - Fast-capture input latch and input Flip-Flop (FF)/latch for reduced input setup time and zero hold time.
  - Fast open-drain drive capability.
  - Capability to register 3-state enable signal.
  - Off-chip clock drive capability.
  - Two-input function generator in output path.
- New programmable high-speed I/O:
  - Single-ended: GTL, GTL+, PECL, SSTL3/2 (class I and II), HSTL (Class I, III, IV), ZBT, and DDR.
  - Double-ended: LVDS, bused-LVDS, and LVPECL. Programmable (on/off) internal parallel termination (100 Ω) is also supported for these I/Os.
- New capability to (de)multiplex I/O signals:
  - New DDR on both input and output at rates up to 350 MHz (700 MHz effective rate).
  - New 2x and 4x downlink and uplink capability per I/O (i.e., 50 MHz internal to 200 MHz I/O).
- Enhanced twin-block Programmable Function Unit (PFU):
  - Eight 16-bit Look-Up Tables (LUTs) per PFU.
  - Nine user registers per PFU, one following each LUT, and organized to allow two nibbles to act independently, plus one extra for arithmetic operations.
  - New register control in each PFU has two independent programmable clocks, clock enables, local SET/RESET, and data selects.
  - New LUT structure allows flexible combinations of LUT4, LUT5, new LUT6,  $4 \rightarrow 1$  MUX, new  $8 \rightarrow 1$  MUX, and ripple mode arithmetic functions in the same PFU.
  - 32 x 4 RAM per PFU, configurable as single- or dual-port. Create large, fast RAM/ROM blocks (128 x 8 in only eight PFUs) using the Supplemental Logic and Interconnect Cell (SLIC) decoders as bank drivers.
  - Soft-Wired LUTs (SWL) allow fast cascading of up to three levels of LUT logic in a single PFU through fast internal routing which reduces routing congestion and improves speed.
  - Flexible fast access to PFU inputs from routing.
  - Fast-carry logic and routing to all four adjacent PFUs for nibble-wide, byte-wide, or longer arithmetic functions, with the option to register the PFU carry-out.
- Abundant high-speed buffered and nonbuffered routing resources provide 2x average speed improvements over previous architectures.
- Hierarchical routing optimized for both local and global routing with dedicated routing resources. This results in faster routing times with predictable and efficient performance.
- SLIC provides eight 3-statable buffers, up to a 10-bit decoder, and PAL®-like AND-OR-Invert (AOI) in each programmable logic cell.
- New 200 MHz embedded block-port RAM blocks, two read ports, two write ports, and two sets of byte lane enables. Each embedded RAM block can be configured as:

- 1—512 x 18 (block-port, two read/two write) with optional built in arbitration.
- 1—256 x 36 (dual-port, one read/one write).
- 1—1K x 9 (dual-port, one read/one write).
- 2—512 x 9 (dual-port, one read/one write for each).
- 2 RAMS with arbitrary number of words whose sum is 512 or less by 18 (dual-port, one read/one write).
- Supports joining of RAM blocks.
- Two 16 x 8-bit content addressable memory (CAM) support.
- FIFO 512 x 18, 256 x 36, 1K x 9, or dual 512 x 9.
- Constant multiply (8 x 16 or 16 x 8).
- Dual variable multiply (8 x 8).
- Embedded 32-bit internal system bus plus 4-bit parity interconnects FPGA logic, microprocessor interface (MPI), embedded RAM blocks, and embedded standard cell blocks with 100 MHz bus performance. Included are builtin system registers that act as the control and status center for the device.
- Built-in testability:
  - Full boundary scan (IEEE 1149.1 and Draft 1149.2 JTAG).
  - Programming and readback through boundary scan port compliant to IEEE Draft 1532:D1.7.
  - TS\_ALL testability function to 3-state all I/O pins.
  - New temperature-sensing diode.
- Improved built-in clock management with Programmable Phase-Locked Loops (PPLLs) provide optimum clock modification and conditioning for phase, frequency, and duty cycle from 20 MHz up to 420 MHz. Multiplication of the input frequency up to 64x and division of the input frequency down to 1/64x possible.
- New cycle stealing capability allows a typical 15% to 40% internal speed improvement after final place and route.
   This feature also enables compliance with many setup/hold and clock to out I/O specifications and may provide reduced ground bounce for output buses by allowing flexible delays of switching output buffers.
- Per channel Pseudo-Random Bit Sequence (PRBS) generator and checker in FPGA logic.

# **Programmable Logic System Features**

- PCI local bus compliant for FPGA I/Os.
- Improved PowerPC <sup>®</sup> 860 and PowerPC II high-speed synchronous microprocessor interface can be used for configuration, readback, device control, and device status, as well as for a general-purpose interface to the FPGA logic, RAMs, and embedded standard cell blocks. Glueless interface to synchronous PowerPC processors with user-configurable address space provided.
- New embedded system bus facilitates communication among the microprocessor interface, configuration logic, Embedded Block RAM, FPGA logic, and embedded standard cell blocks.
- Variable size bused readback of configuration data capability with the built-in microprocessor interface and system bus.
- Internal, 3-state, and bidirectional buses with simple control provided by the SLIC.
- New clock routing structures for global and local clocking significantly increases speed and reduces skew (<200 ps for OR4E04).</li>
- · New local clock routing structures allow creation of localized clock trees.
- Two new edge clock routing structures allow up to six high-speed clocks on each edge of the device for improved setup/hold and clock to out performance.
- New Double-Data Rate (DDR) and Zero-Bus Turn-around (ZBT) memory interfaces support the latest highspeed memory interfaces.
- New 2x/4x uplink and downlink I/O capabilities interface high-speed external I/Os to reduced speed internal logic.

# **Description**

#### What is an FPSC?

FPSCs, or field-programmable system chips, are devices that combine field-programmable logic with ASIC or mask-programmed logic on a single device. FPSCs provide the time to market and the flexibility of FPGAs, the design effort savings of using soft Intellectual Property (IP) cores, and the speed, design density, and economy of ASICs.

#### **FPSC Overview**

Lattice's Series 4 FPSCs are created from Series 4 ORCA FPGAs. To create a Series 4 FPSC, several columns of Programmable Logic Cells (see FPGA Logic Overview section for FPGA logic details) are added to an embedded logic core. Other than replacing some FPGA gates with ASIC gates, at greater than 10:1 efficiency, none of the FPGA functionality is changed—all of the Series 4 FPGA capability is retained including: the Embedded Block RAMs, MicroProcessor Interface (MPI), boundary scan, etc. The columns of programmable logic are replaced at the right of the device, allowing pins from the replaced columns to be used as I/O pins for the embedded core. The remainder of the device pins retain their FPGA functionality.

# **FPSC Gate Counting**

The total gate count for an FPSC is the sum of its embedded core (standard-cell/ASIC gates) and its FPGA gates. Because FPGA gates are generally expressed as a usable range with a nominal value, the total FPSC gate count is sometimes expressed in the same manner. Standard-cell ASIC gates are, however, 10 to 25 times more siliconarea efficient than FPGA gates. Therefore, an FPSC with an embedded function is gate equivalent to an FPGA with a much larger gate count.

#### **FPGA/Embedded Core Interface**

The interface between the FPGA logic and the embedded core has been enhanced to allow for a greater number of interface signals than on previous FPSC architectures. Compared to bringing embedded core signals off-chip, this on-chip interface is much faster and requires less power. All of the delays for the interface are precharacterized and accounted for in the Lattice ispLEVER<sup>TM</sup> System software.

Series 4 based FPSCs expand this interface by providing a link between the embedded block and the multi-master 32-bit system bus in the FPGA logic. This system bus allows the core easy access to many of the FPGA logic functions including the Embedded Block RAMs and the microprocessor interface.

Clock spines also can pass across the FPGA/embedded core boundary. This allows for fast, low-skew clocking between the FPGA and the embedded core. Many of the special signals from the FPGA, such as DONE and global set/reset, are also available to the embedded core, making it possible to fully integrate the embedded core with the FPGA as a system.

For even greater system flexibility, FPGA configuration RAMs are available for use by the embedded core. This allows for user-programmable options in the embedded core, in turn allowing for greater flexibility. Multiple embedded core configurations may be designed into a single device with user-programmable control over which configurations are implemented, as well as the capability to change core functionality simply by reconfiguring the device.

#### **FPSC Design Kit**

Development is facilitated by an FPSC design kit which, together with ispLEVER System software and third-party synthesis and simulation engines, provides all software and documentation required to design and verify an FPSC implementation. Included in the kit are the FPSC configuration manager, complied Verilog simulation models, HSPICE and/or IBIS models for I/O buffers, and complete online documentation. The kit's software coupled with the design environment, provides a seamless FPSC design environment. More information can be obtained by visiting the Lattice web site at <a href="https://www.latticesemi.com">www.latticesemi.com</a> or contacting a local sales office.

# **FPGA Logic Overview**

The ORCA Series 4 architecture is a new generation of SRAM-based programmable devices from Lattice. It includes enhancements and innovations geared toward today's high-speed systems on a single chip. Designed with networking applications in mind, the Series 4 family incorporates system-level features that can further reduce logic requirements and increase system speed. ORCA Series 4 devices contain many new patented enhancements and are offered in a variety of packages and speed grades.

The hierarchical architecture of the logic, clocks, routing, RAM, and system-level blocks create a seamless merge of FPGA and ASIC designs. Modular hardware and software technologies enable System-on-Chip integration with true plug-and-play design implementation.

The architecture consists of four basic elements: Programmable Logic Cells (PLCs), Programmable I/O cells (PIOs), Embedded Block RAMs (EBRs), plus supporting system-level features. These elements are interconnected with a rich routing fabric of both global and local wires. An array of PLCs is surrounded by common interface blocks which provide an abundant interface to the adjacent PLCs or system blocks. Routing congestion around these critical blocks is eliminated by the use of the same routing fabric implemented within the programmable logic core.

Each PLC contains a PFU, SLIC, local routing resources, and configuration RAM. Most of the FPGA logic is performed in the PFU, but decoders, PAL-like functions, and 3-state buffering can be performed in the SLIC. The PIOs provide device inputs and outputs and can be used to register signals and to perform input demultiplexing, output multiplexing, uplink and downlink functions, and other functions on two output signals.

Large blocks of 512 x 18 block-port RAM complement the existing distributed PFU memory. The RAM blocks can be used to implement RAM, ROM, FIFO, multiplier, and CAM. Some of the other system-level functions include the MPI, PLLs, and the Embedded System Bus (ESB).

# **PLC Logic**

Each PFU within a PLC contains eight 4-input (16-bit) LUTs, eight latches/FFs, and one additional Flip-Flop that may be used independently or with arithmetic functions.

The PFU is organized in a twin-block fashion; two sets of four LUTs and FFs that can be controlled independently. Each PFU has two independent programmable clocks, clock enables, local set/reset, and data selects. LUTs may also be combined for use in arithmetic functions using fast-carry chain logic in either 4-bit or 8-bit modes. The carry-out of either mode may be registered in the ninth FF for pipelining.

Each PFU may also be configured as a synchronous 32 x 4 single- or dual-port RAM or ROM. The FFs (or latches) may obtain input from LUT outputs or directly from invertible PFU inputs, or they can be tied high or tied low. The FFs also have programmable clock polarity, clock enables, and local set/reset.

The SLIC is connected from PLC routing resources and from the outputs of the PFU. It contains eight 3-state, bidirectional buffers, and logic to perform up to a 10-bit AND function for decoding, or an AND-OR with optional INVERT to perform PAL-like functions. The 3-state drivers in the SLIC and their direct connections from the PFU outputs make fast, true, 3-state buses possible within the FPGA, reducing required routing and allowing for real-world system performance.

# Programmable I/O

The Series 4 PIO addresses the demand for the flexibility to select I/Os that meet system interface requirements. I/Os can be programmed in the same manner as in previous ORCA devices, with the additional new features which allow the user the flexibility to select new I/O types that support High-Speed Interfaces.

Each PIO contains four programmable I/O pads and is interfaced through a common interface block to the FPGA array. The PIO is split into two pairs of I/O pads with each pair having independent clock enables, local set/reset, and global set/reset. On the input side, each PIO contains a programmable latch/Flip-Flop which enables very fast latching of data from any pad. The combination provides for very low setup requirements and zero hold times for

signals coming on-chip. It may also be used to demultiplex an input signal, such as a multiplexed address/data signal, and register the signals without explicitly building a demultiplexer with a PFU.

On the output side of each PIO, an output from the PLC array can be routed to each output Flip-Flop, and logic can be associated with each I/O pad. The output logic associated with each pad allows for multiplexing of output signals and other functions of two output signals.

The output FF, in combination with output signal multiplexing, is particularly useful for registering address signals to be multiplexed with data, allowing a full clock cycle for the data to propagate to the output. The output buffer signal can be inverted, and the 3-state control can be made active-high, active-low, or always enabled. In addition, this 3-state signal can be registered or nonregistered.

The Series 4 I/O logic has been enhanced to include modes for speed uplink and downlink capabilities. These modes are supported through shift register logic, which divides down incoming data rates or multiplies up outgoing data rates. This new logic block also supports high-speed DDR mode requirements where data is clocked into and out of the I/O buffers on both edges of the clock.

The new programmable I/O cell allows designers to select I/Os which meet many new communication standards permitting the device to hook up directly without any external interface translation. They support traditional FPGA standards as well as high-speed, single-ended, and differential-pair signaling. Based on a programmable, bank-oriented I/O ring architecture, designs can be implemented using 3.3V, 2.5V, 1.8V, and 1.5V referenced output levels.

# Routing

The abundant routing resources of the Series 4 architecture are organized to route signals individually or as buses with related control signals. Both local and global signals utilize high-speed buffered and nonbuffered routes. One PLC segmented (x1), six PLC segmented (x6), and bused half chip (xHL) routes are patterned together to provide high connectivity with fast software routing times and high-speed system performance.

Eight fully distributed primary clocks are routed on a low-skew, high-speed distribution network and may be sourced from dedicated I/O pads, PLLs, or the PLC logic. Secondary and edge-clock routing is available for fast regional clock or control signal routing for both internal regions and on device edges. Secondary clock routing can be sourced from any I/O pin, PLLs, or the PLC logic.

The improved routing resources offer great flexibility in moving signals to and from the logic core. This flexibility translates into an improved capability to route designs at the required speeds when the I/O signals have been locked to specific pins.

# **System-Level Features**

The Series 4 also provides system-level functionality by means of its microprocessor interface, Embedded System Bus, block-port Embedded Block RAMs, universal programmable Phase-Locked Loops, and the addition of highly tuned networking specific Phase-locked Loops. These functional blocks allow for easy glueless system interfacing and the capability to adjust to varying conditions in today's high-speed networking systems.

# **Microprocessor Interface**

The MPI provides a glueless interface between the FPGA and PowerPC microprocessors. Programmable in 8-, 16, and 32-bit interfaces with optional parity to the Motorola® PowerPC 860 bus, it can be used for configuration and readback, as well as for FPGA control and monitoring of FPGA status. All MPI transactions utilize the Series 4 Embedded System Bus at 66 MHz performance.

A system-level microprocessor interface to the FPGA user-defined logic following configuration, through the system bus, including access to the Embedded Block RAM and general user-logic, is provided by the MPI. The MPI supports burst data read and write transfers, allowing short, uneven transmission of data through the interface by including data FIFOs. Transfer accesses can be single beat (1 x 4 bytes or less), 4-beat (4 x 4 bytes), 8-beat (8 x 2 bytes), or 16-beat (16 x 1 bytes).

#### **System Bus**

An on-chip, multimaster, 8-bit system bus with 1-bit parity facilitates communication among the MPI, configuration logic, FPGA control, status registers, Embedded Block RAMs, as well as user logic. Utilizing the AMBA specification Rev 2.0 AHB protocol, the Embedded System Bus offers arbiter, decoder, master, and slave elements. Master and slave elements are also available for the user-logic and a slave interface is used for control and status of the embedded backplane transceiver portion of the device.

The system bus control registers can provide control to the FPGA such as signaling for reprogramming, reset functions, and PLL programming. Status registers monitor INIT, DONE, and system bus errors. An interrupt controller is integrated to provide up to eight possible interrupt resources. Bus clock generation can be sourced from the microprocessor interface clock, configuration clock (for slave configuration modes), internal oscillator, user clock from routing, or from the port clock (for JTAG configuration modes).

# **Phase-Locked Loops**

Up to eight PLLs are provided on each Series 4 device, with four user PLLs generally provided for FPSCs. Programmable PLLs can be used to manipulate the frequency, phase, and duty cycle of a clock signal. Each PPLL is capable of manipulating and conditioning clocks from 20 MHz to 200 MHz. Frequencies can be adjusted from 1/8x to 8x, the input clock frequency. Each programmable PLL provides two outputs that have different multiplication factors but can have the same phase relationships. Duty cycles and phase delays can be adjusted in 12.5% of the clock period increments. An automatic input buffer delay compensation mode is available for phase delay. Each PPLL provides two outputs that can have programmable (12.5% steps) phase differences.

#### **Embedded Block RAM**

New 512 x 18 block-port RAM blocks are embedded in the FPGA core to significantly increase the amount of memory and complement the distributed PFU memories. The EBRs include two write ports, two read ports, and two byte lane enables which provide four-port operation. Optional arbitration between the two write ports is available, as well as direct connection to the high-speed system bus.

Additional logic has been incorporated to allow significant flexibility for FIFO, constant multiply, and two-variable multiply functions. The user can configure FIFO blocks with flexible depths of 512K, 256K, and 1K including asynchronous and synchronous modes and programmable status and error flags. Multiplier capabilities allow a multiple of an 8-bit number with a 16-bit fixed coefficient or vice versa (24-bit output), or a multiple of two 8-bit numbers (16-bit output). On-the-fly coefficient modifications are available through the second read/write port.

Two 16 x 8-bit CAMs per embedded block can be implemented in single match, multiple match, and clear modes. The EBRs can also be preloaded at device configuration time.

# Configuration

The FPGAs functionality is determined by internal configuration RAM. The FPGAs internal initialization/configuration circuitry loads the configuration data at power up or under system control. The configuration data can reside externally in an EEPROM or any other storage media. Serial EEPROMs provide a simple, low pin-count method for configuring FPGAs.

The RAM is loaded by using one of several configuration modes. Supporting the traditional master/slave serial, master/slave parallel, and asynchronous peripheral modes, the Series 4 also utilizes its microprocessor interface and Embedded System Bus to perform both programming and readback. Daisy chaining of multiple devices and partial reconfiguration are also permitted.

Other configuration options include the initialization of the embedded-block RAM memories and FPSC memory as well as system bus options and bit stream error checking. Programming and readback through the JTAG (IEEE 1149.2) port is also available meeting In-System Programming (ISP™) standards (IEEE 1532 Draft).

#### **Additional Information**

Contact your local Lattice representative for additional information regarding the ORCA Series 4 FPGA devices, or visit the Lattice web site at www.latticesemi.com.


#### ORT42G5/ORT82G5 Overview

The ORT42G5 and ORT82G5 FPSCs provide high-speed backplane transceivers combined with FPGA logic. They are based on the 1.5V OR4E04 ORCA FPGA and have 36 x 36 arrays of Programmable Logic Cells (PLCs). The embedded core, which contains the backplane transceivers is attached to the right side of the device and is integrated directly into the FPGA array. A top level diagram of the basic chip configuration is shown in Figure 1.

#### **Embedded Core Overview**

The embedded core portions of the ORT42G5 and ORT82G5 contain respectively four or eight Clock and Data Recovery (CDR) macrocells and Serialize/Deserialize (SERDES) blocks and support 8b/10b (*IEEE* 802.3.2002) encoded serial links. It is intended for high-speed serial backplane data transmission. Figure 1 shows the ORT42G5 and ORT82G5 top level block diagram and the basic data flow. Boundary scan for the ORT42G5/ORT82G5 only includes programmable I/Os and does not include any of the embedded block I/Os.

Figure 1. ORT42G5/ORT82G5 Top Level Block Diagram



The serial channels can each operate at up to 3.7 Gbps (2.96 Gbps data rate) with a full-duplex synchronous interface with built-in clock recovery (CDR). The 8b/10b encoding provides guaranteed ones density for the CDR, byte alignment, and error detection. The core is also capable of frame synchronization and physical link monitoring and contains independent 4k x 36 RAM blocks. Overviews of the various blocks in the embedded core are presented in the following paragraphs.

# Serializer and Deserializer (SERDES)

The SERDES portion of the core contains two transceiver blocks for serial data transmission at a selectable data rate of 0.6 to 3.7 Gbps. Each SERDES channel features high-speed 8b/10b parallel I/O interfaces to other core blocks and high-speed CML interfaces to the serial links.

The SERDES circuitry consists of receiver, transmitter, and auxiliary functional blocks. The receiver accepts high-speed (up to 3.7 Gbps) serial data. Based on data transitions, the receiver locks an analog receive PLL for each channel to retime the data, then demultiplexes the data down to parallel bytes and an accompanying clock.

The transmitter operates in the reverse direction. Parallel bytes are multiplexed up to 3.7 Gbps serial data for offchip communication. The transmitter generates the necessary 3.7 GHz clocks for operation from a lower speed reference clock.

#### **Lattice Semiconductor**

The transceivers are controlled and configured through the system bus in the FPGA logic and through the external 8-bit microprocessor interface of the FPGA. Each channel has associated dedicated registers that are readable and writable. There are also global registers for control of common circuitry and functions.

The SERDES performs 8b/10b encoding and decoding for each channel. The 8b/10b transmission code can support either Ethernet or Fibre Channel specifications for serial encoding/decoding, special characters, and error detection.

The user can disable the 8b/10b decoder to receive raw 10-bit words which will be rate reduced by the SERDES. If this mode is chosen, the user must bypass the multi-channel alignment FIFOs.

The SERDES block contains its own dedicated PLLs for both transmit and receive clock generation. The user provides a reference clock of the appropriate frequency. The receiver PLLs extract the clock from the serial input data and retime the data with the recovered clock.

#### **MUX/DEMUX Block**

The MUX/DEMUX block converts the data format for the high speed serial links to a wide, low-speed format for crossing the CORE/FPGA interface. The intermediate interface to the SERDES macrocell runs at 1/10th the bit rate of the data lane. The MUX/DEMUX converts the data rate and bus width so the interface to the FPGA core can run at 1/4th this intermediate frequency, giving a range of 25.0-92.5 MHz for the data rates into and out of the FPGA logic.

# Multi-channel Alignment FIFOs

In the ORT82G5, the eight incoming data channels (four per SERDES block) can be independent of each other or can be synchronized in several ways. Two channels within a SERDES block can be aligned together; channels A and B and/or channels C and D. Alternatively, four channels in a SERDES block can be aligned together to form a communication channel with a bandwidth of 10 Gbps. Finally, the alignment can be extended across both SERDES blocks to align all eight channels. Individual channels within an alignment group can be disabled (i.e., powered down) without disrupting other channels.

In the ORT42G5, the four incoming data channels (two per SERDES block) can be independent of each other or can be synchronized in two ways. Two channels, channels C and D, within either SERDES block can be aligned together. Alternatively, all four channels can be aligned together to form a communication channel with a bandwidth of 10 Gbps. Individual channels within an alignment group can be disabled (i.e., powered down) without disrupting other channels.

#### **XAUI and Fibre Channel Link State Machines**

Two separate link state machines are included in the architecture. A XAUI link state machine is included in the embedded core modeled after the IEEE 802.3ae standard. A separate state machine for Fibre Channel is also implemented.

#### **FPGA/Embedded Core Interface**

In 8b/10b mode, the FPGA logic will receive/transmit 32-bits of data (up to 92.5 MHz) and 4 K\_CTRL bits from/to the embedded core. There are 8 data streams in each direction plus additional timing, status and control signals.

Data sent to the FPGA can be aligned using comma (/K/) characters or /A/ character as specified either by Fibre Channel or by IEEE 802.3ae for XAUI based interfaces. The alignment character is made available to the FPGA along with the data. The special characters K28.1, K28.5 and K28.7 are treated as valid comma characters by the SERDES.

If the receive channel alignment FIFOs are bypassed, then each channel will provide its own receive clock in addition to data and comma character detect signals. If the 8b/10b decoders are bypassed, then 40-bit data streams are passed to the FPGA logic. No channel alignment can be done in 8b/10b bypass mode.

#### **Dual Port RAMs**

In addition to the backplane interface blocks, there are two independent memory blocks in the ASB. Each memory block has a capacity of 4k words by 36 bits. It has one read port, one write port, and four byte-write-enable (active-low) signals. The read data from the memory block is registered so that it works as a pipelined synchronous memory block.

# **FPSC Configuration**

Configuration of the ORT42G5 and ORT82G5 occurs in two stages: FPGA bitstream configuration and embedded core setup.

Prior to becoming operational, the FPGA goes through a sequence of states, including power up, initialization, configuration, start-up, and operation. The FPGA logic is configured by standard FPGA bit stream configuration means as discussed in the Series 4 FPGA data sheet.

After the FPGA configuration is complete, the options for the embedded core are set based on the contents of registers that are accessed through the FPGA system bus.

The system bus itself can be driven by an external PowerPC compliant microprocessor via the MPI block or via a user master interface in FPGA logic. A simple IP block that drives the system by using the user register interface and very little FPGA logic is available in the MPI/System Bus Technical Note. This IP block sets up the embedded core via a state machine and allows the ORT42G5 and ORT82G5 to work in an independent system without an external microprocessor interface.

# **Backplane Transceiver Core Detailed Description**

The following sections describe the various logic blocks in the Embedded Core portion of the FPSC. The FPGA section of the FPSC is identical to an ORCA OR4E04 FPGA except that the pads on one edge of the FPGA chip are replaced by the Embedded Core. For a detailed description of the programmable logic functions, please see the ORCA Series 4 FPGA Data Sheet and related application and technical notes.

The major functional blocks in the Embedded Core include:

- Two SERializer-DESerializer (SERDES) blocks and Clock and Data Recovery (CDR) circuitry
- 8b/10b encoder/decoders
- · Transmit pre-emphasis circuitry
- 4-to-1 multiplexers (MUX) and 1-to-4 demultiplexers (DEMUX)
- · Fibre channel synchronization state machine
- · XAUI link alignment state machine
- Alignment FIFOs
- Embedded 4K x 36 RAM blocks (independent from transceiver logic).

A top level block diagram of the Embedded Core Logic is shown in Figure 2. The Embedded RAM blocks are not shown. The external pins for the Embedded Core are listed later in this data sheet in Table 41 and the signals at the Transceiver Embedded Core/FPGA interface for the ORT42G5 are listed in Table 8, Table 9 and Table 11; and for the ORT82G5, in Table 8, Table 10 and Table 12.




Figure 2. Top Level Block Diagram, Embedded Core Logic (Channel AC)

The Embedded Core provides transceiver functionality for four or eight serial data channels and is organized into two blocks, each supporting two or four channels. Each channel is identified by both a block identifier [A:B] and a channel identifier [A:D]. In the ORT42G5 only the channel identifiers C and D are used. (This naming convention follows that of the ORT82G5).

The data channels can operate independently or they can be combined together (aligned) to achieve higher bit rates. The mode operation of the core is defined by a set of control registers, which can be written through the system bus interface. Also, the status of the core is stored in a set of status registers, which can be read through the system bus interface.

The transmitter section for each channel accepts 40 bits of data or 32 bits of data and eight control/status bits from the FPGA logic and optionally encodes the data using 8b/10b encoding. It also accepts the low-speed reference clock at the REFCLK input and uses this clock to synthesize the internal high-speed serial bit clock. The data is then serialized and the serialized data are available at the differential CML output terminated in 86  $\Omega$  to drive either an optical transmitter or coaxial media or circuit board/backplane.

The receiver section receives high-speed serial data at its differential CML input port. These data are fed to the clock recovery section which generates a recovered clock and retimes the data. The retimed data are also deserialized and optionally 8b/10b decoded. The receiver also optionally recognizes the comma characters or code violations and aligns the bit stream to the proper word boundary. The resulting parallel data is optionally passed to the multi-channel alignment block before it is presented to the FPGA logic.

#### 8b/10b Encoding and Decoding

In 8b/10b mode, the FPGA logic will receive/transmit 32 bits of data and 4 K\_CTRL bits from/to the embedded core. In the transmit direction, four additional input bits force a negative disparity present state. The embedded core logic will encode the data to or decode the data from a 10-bit format according to the FC-PH ANSI X3.230:1994 standard (which is also the encoding used by the IEEE 802.3ae Ethernet standard). This encoding/decoding scheme also allows for the transmission of special characters and supports error detection.

#### **Lattice Semiconductor**

Following the definitions and conventions used in defining the 8b/10b coding rules, each valid coded character has a name corresponding to its 8-bit binary value:

- · Dxx.y for data characters
- · Kxx.y for special characters
- xx = the 5-bit input value, base 10, for bits ABCDE
- y = the 3-bit input value, base 10, for bits FGH

An 8b/10b encoder is designed to maintain a neutral average disparity. Disparity is the difference between the number of 1s and 0s in the encoded word. Neutral disparity indicates the number of 1s and 0s are equal. Positive disparity indicates more 1s than 0s. Negative disparity indicates more 0s than 1s. The average disparity determines the DC component of the signals on the serial line. Running disparity is a record of the cumulative disparity of every encoded word, and is tracked by the encoder.

In order to maintain neutral disparity, two different codings are defined for each data value. The 8b/10b encoder in the transmit path selects between (+) and (-) encoded word based on calculated disparity of the present data to maintain neutral disparity

In the receive path, the clock and data recovery blocks retime the incoming data and 8b/10b decoders generate 8-bit data based on the received 10-bit data. A sequence of valid 8b/10b coded characters has a maximum run length of 5 bits (i.e., 5 consecutive ones or 5 consecutive zeros before a mandatory bit transition). This assures adequate transitions for robust clock recovery.

The recovered data is aligned on a 10-bit boundaries by detecting and aligning to special characters in the incoming data stream. Data is word aligned using the comma (/K/) character. A comma character is a special character that contains a unique pattern (0011111 or its complement 1100000) in the 10-bit space that makes it useful for delimiting word boundaries. The special characters K28.1, K28.5 and K28.7 contain this comma sequence and are treated as valid comma characters by the SERDES.

The following table shows all of the valid special characters. All of the special characters are made available to the FPGA logic; however only the comma characters are used by the SERDES logic. The different codings that are possible for each data value are shown as encoded word (+) and encoded word (-). The table also illustrates the 8b/10b bit labeling convention. The bit positions of the 8-bit characters are labeled as H,G,F,E,D,C,B and A and the bit positions of the 10-bit encoded characters are labeled as a, b, c, d, e, i, f, g, h, and j. The encoded words are transmitted serially with bit 'a' transmitted first and bit 'j' transmitted last.

Table 2. Valid Special Characters

	HGF EDCBA		Encoded Word (-)	Encoded Word (+)
K Character	765 43210	K Control	abcdei fghj	abcdei fghj
K28.0	000 11100	1	001111 0100	110000 1011
K28.1 /comma/	001 11100	1	001111 1001	110000 0110
K28.2	010 11100	1	001111 0101	110000 1010
K28.3 /A/	011 11100	1	001111 0011	110000 1100
K28.4	100 11100	1	001111 0010	110000 1101
K28.5 /comma/	101 11100	1	001111 1010	110000 0101
K28.6	110 11100	1	001111 0110	110000 1001
K28.7 /comma/	111 11100	1	001111 1000	110000 0111
K23.7	111 10111	1	111010 1000	000101 0111
K27.7	111 11011	1	110110 1000	001001 0111
K29.7	111 11101	1	101110 1000	010001 0111
K30.7	111 11110	1	011110 1000	100001 0111

# Transmit Path (FPGA to Backplane) Logic

The transmitter section accepts four groups of either 8-bit unencoded data or 10-bit encoded data at the parallel interface to the FPGA logic. It also uses the reference clock, REFCLK[P:N]\_[A:B] to synthesize an internal high-speed serial bit clock. The serialized transmitted data are available at the differential CML output pins to drive either an optical transmitters, coaxial media or a circuit board backplane.

As shown in Figure 3, the basic blocks in the transmit path include:

#### Embedded Core/FPGA interface and 4:1 multiplexer


- Low speed parallel core/FPGA interface
- 4:1 multiplexer

#### **Transmit SERDES**

- 8b/10b Encoder
- 10:1 Multiplexer
- · CML Output Buffer

Detailed descriptions of the logic blocks are given in following sections. Detailed descriptions of transmit clock distribution, including the transmit PLL are given in later sections of this data sheet.

Figure 3. Basic Logic Blocks, Transmit Path, Single Channel (Typical Reference Clock Frequency)



#### **Embedded Core/FPGA Logic Interface and 4:1 Multiplexer**

These blocks provide the data formatting and transmit data and clock signal transfers between the Embedded Core and the FPGA Logic. Control and status registers in the FPGA portion of the chip contain to control the transmit logic and record status. These bits are passed to the core using the FPGA System Bus and are described in later sections of this data sheet.

The low-speed transmit interface consists of a clock and 4 data bytes, each with an accompanying control bit. The data bytes are conveyed to the MUX via the TWDxx[31:0] ports (where xx represents the channel label [AA,...,BD] or [AC, AD, BC, BD]). The control bits are TCOMMAx[3:0] which define whether the input byte is to be interpreted as data or as a special character and TBIT9xx[3:0] which are used to force a negative disparity present state. The data and control signals are synchronized to the transmit clock, TSYS\_CLK\_xx. Both the data and control are strobed into the core on the rising edge of TSYS\_CLK\_xx. Note that each TBIT9xx[3:0] controls the disparity of the encoded version of its corresponding data byte. Setting bit TBIT9AC[3] to 1, for instance, will force the 8b/10b encoder to assess a current negative running disparity state. This will cause it to encode TWDAC[31:24] positively (more 1's than 0's). Setting TBIT9xx to 0 will leave the encoder free to alternate between positive and negative encoding to maintain a zero running disparity.

The MUX is responsible for taking 40 bits of data/control at the low-speed transmit interface and up-converting it to 10 bits of data/control at the SERDES transmit interface. The MUX has 2 clock domains - one based on the clock received from the SERDES block and a second that comes from the FPGA at 1/4 the frequency of the SERDES clock. The time sequence of interleaving data/control values is shown in Figure 4.

TWDxx[31:24], TCOMMAxx[3] <sup>t</sup>7-0, p<sub>7-0,</sub> p<sub>8</sub> р<sub>9</sub> t<sub>8</sub> t<sub>9</sub> TBIT9xx[3] TWDxx[23:16], TCOMMAxx[2]  $q_9$ q<sub>7-0,</sub>  $q_8$ <sup>X</sup>7-0. <sup>X</sup>8 <sup>x</sup>9 TBIT9xx[2] TWDxx[15:8], TCOMMAxx[1] <sup>r</sup>7-0, <sup>r</sup>8 y<sub>7-0,</sub> y<sub>8</sub> r<sub>9</sub> TBIT9xx[1] TWDxx[7:0], <sup>S</sup>7-0, <sup>S</sup>8 s<sub>9</sub> TCOMMAxx[0]  $z_{7-0}, z_{8}, z_{9}$ TBIT9xx[0] LATENCY = 4 TSYS\_CLK\_xx CLOCKS 10-bit wide data STBDxx[9:0] TSYS\_CLK\_xx


Figure 4. Transmit MUX Block Timing - Single Channel

#### **SERDES Block**

The SERDES block accepts either 8-bit data to be encoded or 10-bit unencoded data at the parallel input port from the MUX/DEMUX block. It also accepts the reference clock at the REFCLK\_[A:B] input and uses this clock to synthesize the internal high-speed serial bit clock.

The internal STBC311xx clock is derived from the reference clock. The frequency of this clock depends on the setting of the half-rate/full-rate control bit setting the mode of the SERDES and the frequency of the REFCLK\_[A:B] and/or that of the high-speed serial data. A falling edge on the STBC311xx clock port will cause a new data character to be transferred into the SERDES block. The latency from the SERDES block input to the high-speed serial output is 5 STBC311xx clock cycles, as shown in Figure 5.

Figure 5. Transmit Path Timing - Single SERDES Channel



Each block also sends a clock to the FPGA logic. This clock, TCK78[A,B], is sourced from one of the four MUX blocks and has the same frequency as TSYS\_CLK\_xx, but arbitrary phase. Within each MUX block, the low frequency clock output is obtained by dividing by 4 the SERDES STBC311x clock which is used internally to synchronize the transmit data words. TCKSEL control bits select the channel to source TCK78[A:B].

The internal signals STBDxx[9:0] (where xx is represents AA...BD or AC, AD, BC, BD) from the MUX block carry unencoded character data and control bits. The 10th bit (STBDxx[9]) of each data lane into the SERDES is used to force a negative disparity present state.

# 8b/10b Encoder and 1:10 Multiplexer

The 8b/10b encoder encodes the incoming 8-bit data into a 10-bit format as described previously. The input signals to the block, STBDxx[7:0] are used for the 8-bit unencoded data. STBDxx[8] is used as the K\_control input to indicate whether the 8 data bits need to be encoded as special characters (K\_control = 1) or as data characters (K\_control = 0). When STBDxx[9:0] = 1, a negative disparity present state is forced. When the encoder is bypassed STBDxx[9:0] serve as the data bits for the 10-bit unencoded data.

Within the definition of the 8b/10b transmission code, the bit positions of the 10-bit encoded transmission characters are labeled as a, b, c, d, e, i, f, g, h, and j in that order. Bit a corresponds to STBDxx[0], bit b to STBDxx[1], bit c to STBDxx[2], bit d to STBDxx[3], bit e to STBDxx[4], bit i to STBDxx[5], bit f to STBDxx[6], bit g to STBDxx[7], bit h to STBDxx[8], and bit j to STBDxx[9].

The 10-bit wide parallel data is converted to serial data by the 10:1 Multiplexer. The serial data are then sent to the CML output buffer and are transmitted serially with STBDxx[0] transmitted first and STBDxx[9] transmitted last.

#### **CML Output Buffer**

The transmitter's CML output buffer is terminated on-chip in 86 ohms to optimize the data eye as well as to reduce the number of discrete components required. The differential output swing reaches a maximum of 1.2 VPP in the normal amplitude mode. A half amplitude mode can be selected via configuration register bit HAMP\_xx. Half amplitude mode can be used to reduce power dissipation when the transmission medium has minimal attenuation or for testing of the integrity (loss) of the physical medium.

A programmable preemphasis circuit is provided to boost the high frequencies in the transmit data signal to maximize the data eye opening at the far-end receiver. Preemphasis is particularly useful when the data are transmitted over backplanes or low-quality coax cables which have a frequency-dependent amplitude loss. For example, for FR4 material at 2.5 GHz, the attenuation compared to the 1.0 GHz value is about 3 dB. The attenuation is a result of skin effect loss of the PCB conductor and the dielectric loss of the PCB substrate. This attenuation causes intersymbol interface which results in the closing of the data eye opening at the receiver.

Since this effect is predictable for a given type of PCB material, it is possible to compensate for this effect in two ways - transmitter preemphasis and receiver equalization. Each of these techniques boosts the high frequency components of the signal but transmit preemphasis is preferred due to the ease of implementation and the better power utilization. It also gives a better signal-to-noise ratio because receiver equalization amplifies both the signal and the noise at the receiver

Applying too much preemphasis when it is not required, for example when driving a short backplane path, will also degrade the data eye opening at the receiver. In the ORT42G5 and ORT82G5 the degree of transmit preemphasis can be programmed with a two-bit control from the microprocessor interface as shown in Table 3. The high-pass transfer function of the preemphasis circuit is given by the following equation, where the value of a is shown in Table 3.

$$H(z) = (1 - az^{-1})$$
 (1)

Table 3. Preemphasis Settings

PE1	PE0	Amount of Preemphasis (a)
0	0	0% (No Preemphasis)
0	1	12.5%
1	0	12.5%
1	1	25%

# Receive Path (Backplane to FPGA) Logic

The receiver section receives high-speed serial data at the external differential CML input pins. These data are fed to the clock recovery section which generates a recovered clock and retimes the data. Therefore the receive clocks are asynchronous between channels. The retimed data are deserialized and presented as an 8-bit decoded or a 10-bit unencoded parallel data on the output port. The receiver also optionally recognizes comma characters, detects code violations and aligns the bit stream to the proper word boundary.

As shown in Figure 6, the basic blocks in the receive path include:

#### **Receive SERDES Block**

- · CML input buffer
- · Receive PLL
- 1:10 demultiplexer (DEMUX)
- Clock and Data Recovery (CDR) section
- 10b/8b decoder
- 1:4 demultiplexer and Embedded Core/FPGA interface
- 1:4 DEMUX
- Low speed parallel Embedded Core/FPGA logic interface
- · Multi-channel alignment logic




Figure 6. Basic Logic Blocks, Receive Path, Single Channel (Typical Reference Clock Frequency)

Each channel provides its own received clock, received data and K-character detect signals to the FPGA logic. Incoming data from multiple channels can be aligned using comma (/K/) characters or /A/ character (as specified either in Fibre Channel specifications or in IEEE 802.3ae for XAUI based interfaces). If the 8b/10b decoders are bypassed, then 40-bit data streams are passed to the FPGA logic. No channel alignment can be done in this 8b/10b bypass mode.

Detailed descriptions of data synchronization, of the SERDES, DEMUX and Multi-Channel Alignment blocks and of the Fibre Channel and XAUI state machines are given in following sections. Receive clock distribution is described in a later section of this data sheet.

#### **Synchronization**

The SERDES RX logic performs four levels of synchronization on the incoming serial data stream. Each level builds upon the previous, providing first bit, then byte (character), then channel (32-bit word), and finally multi-channel alignment. Each step is described functionally in the following paragraphs. The details of the logical implementations are described in subsequent sections.

Bit alignment is the task of the Clock/Data Recovery (CDR) block. This block utilizes a PLL that locks to the transitions in the incoming high-speed serial data stream, and outputs the extracted clock as well as the data. If the PLL is unable to lock to the serial data stream, it instead locks to REFCLK[A:B] to stabilize the voltage-controlled oscillator (VCO), and periodically switches back to the serial data stream to again attempt synchronization. This process continues until a valid input data stream is detected and lock is achieved. The CDR can maintain lock on data as long as the input data stream contains an adequate data "eye" (i.e., jitter is within specification) and the maximum data stream run length is not exceeded.

Bit alignment times fall into two categories: realignment when the input serial data stream experiences an abrupt phase change (as may occur when protection switching is performed between two paths having different delays), and alignment from a no-signal condition. Realignment is very quick, since the PLL's VCO is already locked on frequency and only needs to adapt to the new phase. This re-alignment has been observed to require no more than one microsecond when REFCLK[A:B] = 156.25 MHz.

Alignment from a no-signal condition has two components. First, there is the re-acquisition to the data's frequency and phase. The time required for re-acquisition to the data's frequency is minimized by logic that periodically switches the PLL to lock to the REFCLK[A:B] when it fails to lock on the serial data stream, thus limiting the VCO's frequency wander. Second, there is the time spent while the PLL is locking to REFCLK[A:B], which can be from zero to a maximum value, depending on when the serial data stream becomes valid in relation to the PLL's switching to/from REFCLK[A:B]. This alignment has been observed to require no more than 4 microseconds when REFCLK = 156.25 MHz.

Byte alignment occurs once valid bit alignment is achieved. The byte aligner looks for a particular 7-bit sequence (either 0011111 or its complement, 1100000) that, in data that has been 8b/10b encoded per Fibre Channel or IEEE 802.3ae specifications, only occurs in the comma (/K/) characters K28.1, K28.5 and K28.7. Byte alignment only occurs when the ENBYSYNC\_xx signal for that channel is active high, and re-alignment occurs on each 7-bit sequence encountered. However, if ENBYSYNC\_xx is asserted active high and no comma character is encountered, and then is brought inactive low, the channel will still perform one byte alignment operation on the next comma character. Byte alignment occurs immediately when an alignment sequence is detected, so the lock time is only one clock period.

Note: Each time the byte aligner performs an alignment, it also corrects the phase of the internal RBC\_xx clock. This can result in the "stretching" of the clock by a half-phase in order to cause the output data to align with the rising edge of RBC\_xx.

**Word (32-bit) alignment** can occur after the Fibre Channel (XAUI\_MODE\_xx = 0) or XAUI (XAUI\_MODE\_xx = 1) state machine has reached the in-synchronization state. In Fibre Channel mode, synchronization (WDSYNC\_xx = 1) will occur after three ordered sets of data have been received in the absence of any code violations. After this, the next ordered set will cause the output data to be aligned such that the comma character is in the most significant byte. Thus, 32-bit word alignment has been achieved when four ordered sets have been detected. The time required is directly dependent on comma-character density.

Note: once word alignment is accomplished, no further alignment occurs unless and until WDSYNC\_xx goes to zero and back to one again. Comma characters that are not located in the most significant byte position will not trigger further re-alignment while WDSYNC\_xx is active. This behavior is as defined by the Fibre Channel specification. However, it means that, if the channel experiences an abrupt delay change (as could occur if an external MUX performs a protection switch between two links) and if the delay change is close enough to a full character or characters that not enough code violations are generated to cause loss of WDSYNC\_xx, the channel could become misaligned and remain that way indefinitely. As mentioned above, this behavior is that defined by the Fibre Channel specification.

In XAUI mode, as the state diagram later in this data sheet indicates, three error-free code-groups containing commas must be detected before synchronization is declared.

Multi 2, 4 or 8 (ORT82G5 only) channel alignment (Lane alignment in XAUI mode) can be performed after 32-bit word alignment is complete. Multi-channel alignment is described in later sections of this data sheet.


#### **Receive CML Input Buffer and SERDES**

The receiver section receives high-speed serial data at its differential CML input port. The receive input is an AC-coupled input. The received data is sent to the clock recovery section which generates a recovered clock and retimes the data. Valid data will be received after the receive PLL has locked to the input data frequency and phase.

The received serial data is converted to10-bit wide parallel data by the 1:10 demultiplexor. Clock recovery is performed by the SERDES block for each of the eight receive channels. This recovered data is then aligned to a 10-bit word boundary by detecting and aligning to a comma special character. Word alignment is done for either polarity of the comma character. The 10-bit code word is passed to the 8b/10b decoder, which provides an 8-bit byte of data, a special character indicator bit and a SBYTSYNC\_xx signal (where again xx is a placeholder for AA,...,BD or AC, AD, BC, BD).

Data from a SERDES channel is sent to the DEMUX block in 10-bit raw form or 8-bit decoded form across the SRBD\_xx [9:0] port with a latency of approximately 14-23 cycles (bit periods of the incoming data). Accompanying this data are the comma-character indicator (SBYTSYNC\_xx), link-state indicator (SWDSYNC\_xx), clocks (SRBC0\_xx, and SRBC1\_xx), and code-violation indicator (SCVxx). The two internal clocks operated at twice the reference clock frequency. Figure 7 shows the receive path timing for a single SERDES channel.

Figure 7. Receive Path Timing for a Single SERDES Channel



With the 8b10bR\_xx control bit of the SERDES channel set to 1, the data presented at SRBD\_xx[9:0] will be decoded characters. Bit 8 will indicate whether SRBDxx[7:0] represents an ordinary data character (bit 8 = 0), or whether SRBD\_xx[7:0] represents a special character, like a comma. Bit 9 may be either a code violation indicator or one of seven out of synchronization state indicators, as described later.

When 8b10bR is set to 0, the data at SRBD\_xx[9:0] will not be decoded. The XAUI link-state machine should not be used in this mode of operation. When in XAUI mode, the MUX/DEMUX looks for /A/ (as defined in *IEEE* 802.3ae v.2.1) characters for channel alignment and requires the characters to be in decoded form for this to work

#### 1:4 Demultiplexer (DEMUX)

The1:4 DEMUX has to accumulate four sets of characters presented to it at the SERDES receive interface and put these out at one time at the low-speed receive interface.

Another task of the 1:4 DEMUX is to recognize the synchronizing event and adjust the 4-byte boundary so that the synchronizing character leads off a new 4-byte word. In Fibre Channel mode, this synchronizing character is a comma. This feature will be referred to as DEMUX word alignment in other areas of this document. DEMUX word

alignment will only occur when the communication channel is synchronized. When there is no synchronization of the link, the 1:4 DEMUX will continue to output 4-byte words at some arbitrary, but constant, boundary.

There are 2 control register bits available for each channel for word alignment. They are DOWDALGN\_xx and NOWDALGN\_xx. The DOWDALGN\_xx bit is positive edge triggered. Writing a 0 followed by a 1 to this register bit will cause the corresponding DEMUX to look for a new comma character and align the 32-bit word such that the comma is in the most significant byte position. It is important that the comma is in the most significant byte position since the multi-channel aligner looks for comma in the most significant byte only.

Typically, it is not necessary to set the DOWDALGN\_xx bit. When the link state machine loses synchronization (DEMUXWAS\_xx register bit is 0), the DEMUX block automatically looks for a new comma character irrespective of whether the DOWDALGN\_xx bit is set or not. However, as discussed earlier, the comma character may become misaligned without the Fibre Channel link state machine indicating a loss of synchronization. In such cases, the DOWDALGN\_xx bit must be toggled to force resynchronization.


The NOWDALGN\_xx bit is a level-sensitive bit. If it is a 1, then the DEMUX does not dynamically alter the word boundary based on comma and SWDSYNC\_xx output of the SERDES. This might be useful if a channel were configured to bypass the multi-channel alignment FIFO and raw 40-bits of data are directed from SERDES to FPGA.

In Fibre Channel mode, the default setting (NOWDALGN\_xx = 0) causes the word boundary to be set as soon as the SERDES SWDSYNC\_xx output is a 1 and a comma character has been detected. The character that is the comma becomes the most-significant portion of the demultiplexed word. When the SERDES loses link synchronization it will drop SWDSYNC\_xx low. The DEMUX will begin search for word alignment as soon as SWDSYNC\_xx goes to 1 again.

The DEMUX passes on to the channel alignment FIFO block a set of control signals that indicate the location of the synchronizing event. RALIGN\_xx[3:0] are these indicators. If there is no link synchronization, all of the RALIGN\_xx[[3:0] bits will be zeros independent of synchronizing events that come in. When the link is synchronized, then the bit that corresponds to the time of the synchronization event will be set to a 1.

The relationship between a time sequence of values input at SRBDxx[7:0] to the values output at RWD\_xx[39:0] is shown in Figure 8. A parallel relationship exists between SRBDx[8] and RWBIT8\_xx[3:0] as well as between SRBD\_xx[9] and RWBIT9\_xx[3:0].

Figure 8. Receive DEMUX Block for a Single SERDES Channel



One clock per block of two or four channels, called RCK78[A,B], is sent to the FPGA. The control bits RCKSEL[A,B] are used to select the channel that is the source for these clocks.

#### **Link State Machines**

Two link state machines are included in the device, one for XAUI applications and a second for Fibre Channel applications.

The Fibre Channel link state machine is responsible for establishing a valid link between the transmitter and the receiver and for maintaining link synchronization. The machine is initially in the Loss Of Synchronization (LOS) state upon power-on reset. This is indicated by WDSYNC\_xx = 0. While in this state, the machine looks for a particular number of consecutive idle ordered sets without any invalid data transmission in between before declaring synchronization achieved. Achievement of synchronization is indicated by asserting WDSYNC\_xx = 1. Specifically, the machine looks for three continuous idle ordered sets without any misaligned comma character or any running disparity based code violation in between. In the event of any such code violation, the machine would reset itself to the ground state and start its search for the idle ordered sets again. A typical valid sequence for achieving link synchronization would be K28.5 D21.4 D21.5 D21.5 repeated three times.

In the synchronization achieved state, the machine constantly monitors the received data and looks for any kind of code violation that might result due to running disparity errors. If it were to receive four such consecutive invalid words, the link machine loses its synchronization and once again enters the loss of synchronization state (LOS). A pair of valid words received by the machine overcomes the effect of a previously encountered code violation. LOS is indicated by the status of WDSYNC\_xx output which now transitions from 1 to 0. At this point the machine attempts to establish the link yet again. Figure 9 shows the state diagram for the Fibre Channel link state machine.

LOS is also indicated by DEMUXWAS xx status register bit. This bit is set to 0 during loss of synchronization.




Figure 9. Fibre Channel Link State Machine State Diagram

#### **XAUI Link Synchronization Function**

For each lane, the receive section of the XAUI link state machine incorporates a synchronization state machine that monitors the status of the 10-bit alignment. A 10-bit alignment is done in the SERDES based on a comma character such as K28.5. A comma (0011111 or its complement 1100000) is a unique pattern in the 10-bit space that cannot appear across the boundary between any two valid 10-bit code-groups. This property makes the comma useful for delimiting code-groups in a serial stream. This mechanism incorporates a hysteresis to prevent false synchronization and loss of synchronization due to infrequent bit errors. For each lane, the sync\_complete signal is disabled until the lane achieves synchronization. The synchronization state diagram is shown in Figure 10. This state machine is modeled after draft *IEEE* 802.3ae, version 2.1 but will also operate with version 4.1 implementations. Table 4 and Table 5 describe the state variables used in Figure 10. The XAUI state machine does not have any control over the SERDES byte aligner. It is the user's responsibility to control the byte aligner through software access of register map addresses 30800 and 30900.

Note that it takes four idle ordered sets (e.g. K28.5, Dxx.y, Dxx.y, Dxx.y) to bring the state machine from a loss\_of\_sync to a synch\_acq'd\_1 state. When back-to-back commas are used instead, it takes a total of five commas to achieve the same result as with idle ordered sets.


Table 4. XAUI Link Synchronization State Diagram - Functions

Function	Description	
sync_complete	Indication that alignment code-group alignment has been established at the boundary indicated by the most recently received comma.	
cg_comma	Indication that a valid code-group, with correct running disparity, containing a comma has been received.	
cg_good	ndication that a valid code-group with the correct running disparity has been received.	
cg_bad	Indication that an invalid code-group has been received.	
no_comma	Indication that comma timer has expired. The timer is initialized upon receipt of a comma.	

Table 5. XAUI Link Synchronization State Diagram Notation - Variables

Variable	Description
sync_status	FAIL: Lane is not synchronized (correct 10-bit alignment has not been established).  OK: Lane is synchronized.  OK_NOC: Lane is synchronized but a comma character has not been detected in the past 200 code groups.
enable_CDET	TRUE: Align subsequent 10-bit words to the boundary indicated by the next received comma. FALSE: Maintain current 10-bit alignment.
gd_cg	Current number of consecutive cg_good indications.

Figure 10. XAUI Link Synchronization State Diagram



# **Multi-channel Alignment**

The alignment FIFO allows the transfer of all data to the system clock. The Multi-Channel Alignment block (Figure 6) allows the system to be configured to allow the frame alignment of multiple slightly varying data streams. This optional alignment ensures that matching SERDES streams will arrive at the FPGA end in perfect data synchronization.

Each channel is provided with a 24 word x 36-bit FIFO. The FIFO can perform two tasks: (1) to change the clock domain from receive clock to a clock from the FPGA side, and (2) to align the receive data over 2, 4, or 8 channels. This FIFO allows a timing budget of ±230.4 ns that can be allocated to skew between the data lanes and for transfer to the system clock. The input to the FIFO consists of 36 bits of demultiplexed data, RALIGN\_xx[3:0], RWD\_xx[31:0], and RWBIT8\_xx[3:0].

The four RALIGN\_xx bits are control signals, and can be the alignment character detect signals indicating the presence of a comma character in Fibre Channel mode and the /A/ character in XAUI mode. The other 32 RWD\_xx bits are the 8-bit data bytes from the 8b/10b decoder. The alignment character, if present, is the MSB of the data. The RWBIT8\_xx indicates the presence of a Km.n control character in the receive data byte. Only RWBIT8\_xx and RWD\_xx inputs are stored in the FIFO. During alignment process, RALIGN[3]\_xx is used to synchronize multiple channels.

If a channel is not in any alignment group, it will set the FIFO-write-address to the beginning of the FIFO, and will set the FIFO-read-address to the middle of the FIFO, at the first assertion of RALIGN[3]\_xx after reset or after the resync command.

The RX\_FIFO\_MIN\_xx register bits can be used to control the threshold for minimum unused buffer space in the alignment FIFOs between read and write pointers before overflow (OVFL) status is flagged. The synchronization algorithm consists of a down counter which starts to count down by 1 from its initial value of 18 (decimal) when an alignment character from any channel within an alignment group has been received. Once all the alignment characters within the alignment group have been received, the count is decremented by 2 until 0 is reached. Data is then read from the FIFOs and output to the FPGA. This algorithm is not repeated after multi-channel alignment has been achieved; resynchronization must be forced by toggling the appropriate FMPU\_RESYNC bit.

# **ORT42G5 Multi-channel Alignment**

The ORT42G5 has a total of four channels. The incoming data of these channels can be synchronized in two ways or they can be independent of one other. Two channels, C and D, within either SERDES block can be aligned together to form a pair, as shown in Figure 11. Alternately, all four channels can be aligned together to form a communication channel with a bandwidth of 10 Gbps, as shown in Figure 12. Individual channels within an alignment group can be disabled (i.e., powered down) without disrupting other channels.

Figure 11. Dual Channel Alignment





Figure 12. Four Channel Alignment of SERDES Blocks A and B



# **ORT82G5 Multi-channel Alignment**

The ORT82G5 has a total of eight channels (four per SERDES block). The incoming data of these channels can be synchronized in several ways or they can be independent of one other. Two channels within a SERDES block can be aligned together. Channel A and B and/or channel C and D can form a pair as shown in Figure 13. Alternately, all four channels of a SERDES block can be aligned together to form a communication channel with a bandwidth of 10 Gbps as shown in Figure 14. Finally, the alignment can be extended across both SERDES block to align all eight channels in ORT82G5 as shown in Figure 15. Individual channels within an alignment group can be disabled (i.e., powered down) without disrupting other channels.

Figure 13. Dual Channel Alignment




Figure 14. Alignment of SERDES Quads A and B





Figure 15. Alignment of all Eight SERDES Channels.



Note that any channel within an alignment group can be removed from that alignment group by setting FMPU\_STR\_EN\_xx to 0. The disabling of any channel(s) within an alignment group will not affect the operation of the remaining active channels. If the active channels are synchronized, that synchronization will be maintained and no data loss will occur.

For every alignment group, there are both an OVFL and an OOS status register bit. The OVFL bit is set when alignment FIFO overflow occurs. The OOS bit is flagged when the down counter in the synchronization algorithm has reached a value of 0 and alignment characters from all channels within an alignment group have not been received. In the memory map section for the ORT42G5 the bits indicating OOS and OVFL are referred to as SYNC2\_[A:B]\_OOS and SYNC4\_OOS and the bits indicating OVFL are SYNC2\_[A:B]\_OVFL and SYNC4\_OVFL.


In the memory map section for the ORT82G5, the bits indicating OOS and OVFL are referred to as SYNC2\_[A1,A2,B1,B2]\_OOS, SYNC4\_[A:B]\_OOS and SYNC8\_OOS and the bits indicating OVFL are SYNC2\_[A1,A2,B1,B2]\_OVFL, SYNC4\_[A:B]\_OVFL and SYNC8\_OVFL.

Alignment can also be done between the receive channels on two ORT82G5 devices. Each of the two devices needs to provide its aligned K\_CTRL or other alignment character to the other device, which will delay reading from a second alignment FIFO until all channels requesting alignment on the current device and all channels requesting alignment on the other device are aligned (as indicated on the K\_CTRL character). These second alignment FIFOs will be implemented in FPGA logic on the ORT82G5. This scheme also requires that the reference clock for both devices be driven by the same signal.

# **XAUI Lane Alignment Function (Lane Deskew)**

In XAUI mode, the receive section in each lane uses the /A/ code group to compensate for lane-to-lane skew. The mechanism restores the timing relationship between the 4 lanes by lining up the /A/ characters into a column. Figure 16 shows the alignment of four lanes based on /A/ character. A minimum spacing of 16 code-groups implies that at least ± 80 bits of skew compensation capability should be provided, which the devices significantly exceed.

Figure 16. Deskew Lanes by Aligning /A/ Columns



# Mixing Half-rate, Full-rate Modes

When channel alignment is enabled, all receive channels within an alignment group should be configured at the same rate. For example, in the ORT82G5 channels AA, AB, can be configured for twin alignment and full-rate mode, while channels AC, AD that form an alignment group can be configured for half-rate mode. In block alignment mode, each receive block can be configured in either half or full-rate mode.

When channel alignment is disabled within a block, any receive channel within the block can be used in half-rate or full-rate mode. The clocking strategy for half-rate mode in both scenarios (channel alignment enabled or disabled) is described in the Reference Clocks and Internal Clock Distribution sections later in this data sheet.

# Multi-channel Alignment Configuration ORT42G5 Configuration

At startup, the legacy SERDES channel logic must be powered down and removed from any multi-channel alignment groups:

- Setting bit 1 to one in registers at locations 30002, 30012, 30102, 30112, 30003, 30013, 30103 and 30113 powers down the legacy logic. (Note that the reset value for these bits is 0.)
- Setting bits 4 and 5 to zero (reset condition) in the register at locations 30810 and 30910 removes the legacy logic from any alignment group.

Register settings for multi-channel alignment are shown in Table 6.

Table 6. Multichannel Alignment Modes

Register Bits FMPU_SYNMODE_[A:B][0:7]	Mode
00000000	No multichannel alignment.
00001010	Twin channel alignment.
00001111	Four channel alignment.

To align two channels in SERDES A:

FMPU\_SYNMODE\_A = 00001010 (Register Location 30811)

To align two channels in SERDES B:

• FMPU\_SYNMODE\_B = 00001010 (Register Location 30911)

To align all four channels:

FMPU\_SYNMODE\_A = 00001111 (Register Location 30811)

• FMPU SYNMODE B = 11111111 (Register Location 30911)

To enable/disable multi-channel alignment of individual channels within a multi-channel alignment group:

- FMPU STR EN xx = 1 enabled
- FMPU STR EN xx = 0 disabled
- (Register Location 30810 and 30910, where xx is one of AC, AD, BC or BD.)

To resynchronize a multichannel alignment group set the following bit to zero, and then set it to one.

- FMPU\_RESYNC4 for four channels, AC, AD, BC and BD. (Register Location 30A02, bit 2)
- FMPU RESYNC2A for dual channels, AC and AD. (Register Location 30820, bit 5)
- FMPU RESYNC2B for block channels, BC and BD. (Register Location 30920, bit 5)

To resynchronize an independent channel (resetting the write and the read pointer of the FIFO) set the following bit to zero, and then set it to one.

FMPU RESYNC1 xx (Register Locations 30820 and 30920, bits 2 and 3, where xx is one of AC, AD, BC or BD).

# **ORT82G5 Configuration**

Register settings for multi-channel alignment are shown in Table 7.

Table 7. Multi-channel Alignment Modes

Register Bits FMPU_SYNMODE_xx[0:1]	Mode
00	No multi-channel alignment.
10	Twin channel alignment.
01	Quad channel alignment.
11	Eight channel alignment.

Note: Where xx is one of A[A:D] and B[A:D].

To align all eight channels:

- FMPU SYNMODE A[A:D] = 11
- FMPU\_SYNMODE\_B[A:D] = 11

To align all four channels in SERDES A:

• FMPU\_SYNMODE\_A[A:D] = 01

To align two channels in SERDES A:

- FMPU\_SYNMODE\_A[A:B] = 10 for channel AA and AB
- FMPU\_SYNMODE\_A[C:D] = 10 for channel AC and AD

A similar alignment can be defined for SERDES B.

To enable/disable synchronization signal of individual channel within a multi-channel alignment group:

- FMPU STR EN xx = 1 enabled
- FMPU\_STR\_EN\_xx = 0 disabled

where xx is one of A[A:D] and B[A:D].

To resynchronize a multi-channel alignment group set the following bit to zero, and then set it to one:

- FMPU\_RESYNC8 for eight channel A[A:D] and B[A:D]
- FMPU\_RESYNC4A for quad channel A[A:D]
- FMPU\_RESYNC2A1 for twin channel A[A:B]

#### **Lattice Semiconductor**

- FMPU\_RESYNC2A2 for twin channel A[C:D]
- FMPU\_RESYNC4B for quad channel B[A:D]
- FMPU\_RESYNC2B1 for twin channel B[A:B]
- FMPU\_RESYNC2B2 for twin channel B[C:D]

To resynchronize an independent channel (resetting the write and the read pointer of the FIFO) set the following bit to zero, and then set it to one:

• FMPU RESYNC1 xx

# **ORT42G5 Alignment Sequence**

- Follow steps 1, 2 and 3 in the start up sequence described in a later section.
- Initiate a SERDES software reset by setting the SWRST bit to 1 and then to 0. Note that, any changes to the SERDES configuration bits should be followed by a software reset.
- 3. Wait for 3 ms. REFCLK should be toggling by this time. During this time, configure the following registers.

Set the following bits in registers 30820, 30920:

- XAUI\_MODE\_xx-set to 1 for XAUI mode or keep the default value of 0 if the Fibre Channel state machine was selected.
- Enable channel alignment by setting FMPU SYNMODE bits in registers 30811, 30911.
- FMPU\_SYNMODE\_xx. Set to appropriate values for 2 or 4 channel alignment based on Table 6.
- Set RCLKSEL[A:B] and TCKSEL[A:B] bits in register 30A00.
- RCKSEL[A:B]-choose clock source for 78 MHz RCK78x (Table 18).
- TCKSEL[A:B]-Choose clock source for 78 MHz TCK78x (Table 17).

Send data on serial links. Monitor the following status/alarm bits:

- Monitor the following alarm bits in registers 30020, 30030, 30120, 30130.
- LKI-PLL xx lock indicator. A 1 indicates that PLL has achieved lock.
- Monitor the following status bits in registers 30804, 30904
- XAUISTAT\_xx In XAUI mode, they should be 10.

Monitor the following status bits in registers 30805, 30905

- DEMUXWAS\_xx They should be 1 indicating word alignment is achieved.
- CH24\_SYNCxx They should be 1 indicating channel alignment. This is cleared by resync.
- 4. Write a 1 to the appropriate resync registers 30820, 30920 or 30A02. Note that this assumes that the previous value of the resync bits are 0. The resync operation requires a rising edge. Two writes are required to the resync bits: write a 0 and then write a 1. It is highly recommended to precede a resync with a word alignment, especially in situations where a disturbance in the receive SERDES path can cause misalignment of data and OOS indications without bringing the FC/XAUI state machine to a loss of synch state. A word alignment is achieved by writing a 0 and then a 1 to the appropriate DOWDALIGNxx bits in registers 30810/30910.

Check out-of-sync and FIFO overflow status in registers 30814 (Bank A).

SYNC2\_A\_OOS, SYNC2\_A\_OVFL - by 2 alignment.

Check out-of-sync status in registers 30914 (Bank B).

• SYNC2\_B\_OOS, SYNC2\_B\_OVFL - by 2 alignment.

Check out-of-sync status in registers 30A03.

- SYNC4\_OOS, SYNC4\_OVFL by 4 alignment.
- If out-of-sync bit is 1, then rewrite a 1 to the appropriate resync registers and monitor the OOS bit again.
- If Out of Synchronization (OOS) bit is 0 but OVFL bit is 1, then check if the RX\_FIFO\_MIN value has been pro-

grammed to a value > 0. (Default value is 0.) Change the value to 0 and check the OVFL bit again.

If OOS and OVFL are 1, then rewrite a 1 to the appropriate resync registers. The resync operation requires a rising edge. Two writes are required to the resync bits: write a 0 and then write a 1.

# **ORT82G5 Alignment Sequence**

- 1. Follow steps 1 and 2 in the start-up sequence described in a later section.
- 2. Initiate a SERDES software reset by setting the SWRST bit to 1 and then to 0. Note that any changes to the SERDES configuration bits should be followed by a software reset.
- 3. Wait for 3 ms. REFCLK should be toggling by this time. During this time, configure the following registers.

Set the following bits in registers 30820, 30920

- XAUI\_MODE\_xx-set to 1 for XAUI mode or keep the default value of 0 if the Fibre Channel state machine was selected.
- Enable channel alignment by setting FMPU\_SYNMODE bits in registers 30811, 30911.
- FMPU\_SYNMODE\_xx. Set to appropriate values for 2, 4, or 8 alignment based on Table 7.
- Set RCLKSEL[A:B] and TCKSEL[A:B] bits in registers 30A00.
- RCKSEL[A:B] Choose clock source for 78 MHz RCK78x (Table 18).
- TCKSEL[A:B] Choose clock source for 78 MHz TCK78x (Table 17). Send data on serial links.

Monitor the following status/alarm bits:

- Monitor the following alarm bits in registers 30000, 30010, 30020, 30030, 30100, 30110, 30120, 30130.
- LKI-PLL xx lock indicator. A 1 indicates that PLL has achieved lock.

Monitor the following status bits in registers 30804, 30904:

• XAUISTAT\_xx - In XAUI mode, they should be 10.

Monitor the following status bits in registers 30805, 30905

- DEMUXWAS\_xx-They should be 1 indicating word alignment is achieved.
- CH248\_SYNCxx-They should be 1 indicating channel alignment. This is cleared by resync.
- 4. Write a 1 to the appropriate resync registers 30820, 30920 or 30A02. Note that this assumes that the previous value of the resync bits are 0. The resync operation requires a rising edge. Two writes are required to the resync bits: write a 0 and then write a 1. It is highly recommended to precede a resync with a word alignment, especially in situations where a disturbance in the receive SERDES path can cause misalignment of data and OOS indications without bringing the FC/XAUI state machine to a loss of synch state. A word alignment is achieved by writing a 0 and then a 1 to the appropriate DOWDALIGNxx bits in registers 30810/30910.

Check out-of-sync and FIFO overflow status in registers 30814 (Bank A).

- SYNC4 A OOS, SYNC4 A OVFL-by 4 alignment.
- SYNC2\_A2\_OOS, SYNC\_A2\_OVFL or SYNC2\_A1\_OOS, SYNC2\_A1\_OVFL-by 2 alignment.
- Check out-of-sync status in registers 30914 (Bank B).
- SYNC4\_B\_OOS, SYNC4\_B\_OVFL-by 4 alignment.
- SYNC\_B2\_OOS, SYNC2\_B2\_OVFL or SYNC2\_B1\_OOS, SYNC\_B1\_OVFL-by 2 alignment.
- Check out-of-sync status in register 30A03
- SYNC8 OOS, SYNC8 OVFL-by 8 alignment.
- If out-of-sync bit is 1, then rewrite a 1 to the appropriate resync registers and monitor the OOS bit again. If Out of Synchronization (OOS) bit is 0 but OVFL bit is 1, then check if the RX\_FIFO\_MIN value has been programmed to a value > 0. (Default value is 0.) Change the value to 0 and check the OVFL bit again. If OOS and OVFL are 1, then rewrite a 1 to the appropriate resync registers. The resync operation requires a rising edge. Two writes are required to the resync bits: write a 0 and then write a 1.

#### **Embedded Core/FPGA Interface**

This block provides the data formatting and receive data and clock signal transfers between the Embedded Core and the FPGA Logic. There are also control and status registers in the FPGA portion of the chip which contain bits to control the receive logic and to record status. These are described in later sections of this data sheet and communicate with the core using the System Bus.

The demultiplexed, receive word outputs to the FPGA are shown in Figure 6. These are each 40 bits wide. There are eight of these interfaces, one for each SERDES channel. Each consist of four groups of 10-bit data or four groups of decoded information depending on setting of 8b10bR\_xx control register bits.

Each 10-bit group of decoded information includes 8 bits of data and a 1 bit K\_CTRL indicator derived from the received data and a tenth bit of status information. The function of the tenth bit varies from group to group and includes code violation, Out of Synchronization (OOS) indicators and the CH24\_SYNC24\_xx and CH248\_SYNC\_xx status bits. CH24\_SYNC or CH248\_SYNC\_xx indicates the status of multi-channel alignment of channel xx and are high when the count for the multi-channel alignment block reaches zero regardless of whether or not multi-channel alignment is successful. The mapping of the 10-bit groups to the MRWD\_xx[39:0] bits output to the FPGA logic is summarized in Table 8. The various functions of the bits that vary from channel to channel, i.e., bits 29 and 19, are also described in Table 9 and Table 10.

Table 8. Definition of Bits of MRWDxx[39:0]

	8b10bR=0	8b10bR=1			
Bit Index	NOCHALGN[A:B]=1 CV_SELxx=0	NOCHALGN[A:B]=1 CV_SELxx=1	NOCHALGN[A:B]=0 CV_SELxx=1		
39	bit 9 of 10-bit data 3	CV_xx3, code violation, byte 3	See Table 9 and Table 10		
38	bit 8 of 10-bit data 3	K_CTRL for byte 3	K_CTRL for byte 3		
37	bit 7 of 10-bit data 3	bit 7 of byte3	bit 7 of byte3		
36	bit 6 of 10-bit data 3	bit 6 of byte 3	bit 6 of byte 3		
35	bit 5 of 10-bit data 3	bit 5 of byte 3	bit 5 of byte 3		
34	bit 4 of 10-bit data 3	bit 4 of byte 3	bit 4 of byte 3		
33	bit 3 of 10-bit data 3	bit 3 of byte 3	bit 3 of byte 3		
32	bit 2 of 10-bit data 3	bit 2 of byte 3	bit 2 of byte 3		
31	bit 1of 10-bit data 3	bit 1 of byte 3	bit 1 of byte 3		
30	bit 0 of 10-bit data 3	bit 0 of byte 3	bit 0 of byte 3		
29	bit 9 of 10-bit data 2	CV_xx2, code violation, byte 2	See Table 9 and Table 1		
28	bit 8 of 10-bit data 2	K_CTRL for byte 2	K_CTRL for byte 2		
27	bit 7 of 10-bit data 2	bit 7 of byte 2	bit 7 of byte 2		
26	bit 6 of 10-bit data 2	bit 6 of byte 2	bit 6 of byte 2		
25	bit 5 of 10-bit data 2	bit 5 of byte 2	bit 5 of byte 2		
24	bit 4 of 10-bit data 2	bit 4 of byte 2	bit 4 of byte 2		
23	bit 3 of 10-bit data 2	bit 3 of byte 2	bit 3 of byte 2		
22	bit 2 of 10-bit data 2	bit 2 of byte 2	bit 2 of byte 2		
21	bit 1 of 10-bit data 2	bit 1 of byte 2	bit 1 of byte 2		
20	bit 0 of 10-bit data 2	bit 0 of byte 2	bit 0 of byte 2		
19	bit 9 of 10-bit data 1	CV_xx1, code violation, byte 1	See Table 9 and Table 1		
18	bit 8 of 10-bit data 1	K_CTRL for byte 1	K_CTRL for byte 1		
17	bit 7 of 10-bit data 1	bit 7 of byte 1	bit 7 of byte 1		
16	bit 6 of 10-bit data 1	bit 6 of byte 1	bit 6 of byte 1		
15	bit 5 of 10-bit data 1	bit 5 of byte 1	bit 5 of byte 1		
14	bit 4 of 10-bit data 1	bit 4 of byte 1	bit 4 of byte 1		
13	bit 3 of 10-bit data 1	bit 3 of byte 1	bit 3 of byte 1		

Table 8. Definition of Bits of MRWDxx[39:0] (Continued)

	8b10bR=0	8b10bR=1	
Bit Index	NOCHALGN[A:B]=1 CV_SELxx=0	NOCHALGN[A:B]=1 CV_SELxx=1	NOCHALGN[A:B]=0 CV_SELxx=1
12	bit 2 of 10-bit data 1	bit 2 of byte 1	bit 2 of byte 1
11	bit 1 of 10-bit data 1	bit 1 of byte 1	bit 1 of byte 1
10	bit 0 of 10-bit data 1	bit 0 of byte 1	bit 0 of byte 1
09	bit 9 of 10-bit data 0	CV_xx0, code violation, byte 0	VL (connected to ground)
80	bit 8 of 10-bit data 0	K_CTRL for byte 0	K_CTRL for byte 0
07	bit 7 of 10-bit data 0	bit 7 of byte 0	bit 7 of byte 0
06	bit 6 of 10-bit data 0	bit 6 of byte 0	bit 6 of byte 0
05	bit 5 of 10-bit data 0	bit 5 of byte 0	bit 5 of byte 0
04	bit 4 of 10-bit data 0	bit 4 of byte 0	bit 4 of byte 0
03	bit 3 of 10-bit data 0	bit 3 of byte 0	bit 3 of byte 0
02	bit 2 of 10-bit data 0	bit 2 of byte 0	bit 2 of byte 0
01	bit 1 of 10-bit data 0	bit 1 of byte 0	bit 1 of byte 0
00	bit 0 of 10-bit data 0	bit 0 of byte 0	bit 0 of byte 0

Table 9. Definition of Status Bits of MRWDxx that Vary for Different Channels for the ORT42G5

Channel Index	Bit Index	Name	Description
all	39	CH24_SYNCxx	Multi-channel alignment attempt complete if 1
AC	29	CV_AC_OR	Code violation in one or more of the received 10-bit groups for channel AC
AC	19	SYNC2_A_OOS	Dual channel synchronization of channels AC and AD not successful if 1
AD	29	CV_AD_OR	Code violation in one or more of the received 10-bit groups for channel AD
AD	19	SYNC4_OOS	Four channel synchronization not successful if 1
ВС	29	CV_BC_OR	Code violation in one or more of the received 10-bit groups for channel BC
BC	19	SYNC2_B_OOS	Dual channel synchronization of channels BC and BD not successful if 1
BD	29	CV_BD_OR	Code violation in one or more of the received 10-bit groups for channel BD
BD	19	SYNC4_OOS	Eight channel synchronization not successful if 1

In the ORT42G5, SYNC2\_[A, B]\_OOS and SYNC4\_OOS signals can be used with CH24\_SYNC\_xx to determine if the desired multi-channel alignment was successful. If, when CH24\_SYNC\_xx goes high with the corresponding OOS signal remaining low, the data being transferred across the core/FPGA interface is correctly aligned between channels. Note that only the signals corresponding to the selected alignment mode will be meaningful.

Table 10. Definition of Status Bits of MRWDxx that Vary for Different Channels for the ORT82G5

Channel Index	Bit Index	Name	Description
all	39	CH248_SYNCxx	Multi-channel alignment attempt complete if 1
AA	29	CV_AA_OR	Code violation in one or more of the received 10-bit groups for channel AA
AA	19	SYNC2_A1_OOS	Dual channel synchronization of channels AA and AB not successful if 1
AB	29	CV_AB_OR	Code violation in one or more of the received 10-bit groups for channel AB
AB	19	SYNC4_A_OOS	Quad channel synchronization of SERDES quad A not successful if 1
AC	29	CV_AC_OR	Code violation in one or more of the received 10-bit groups for channel AC
AC	19	SYNC2_A2_OOS	Dual channel synchronization of channels AC and AD not successful if 1
AD	29	CV_AD_OR	Code violation in one or more of the received 10-bit groups for channel AD
AD	19	SYNC8_OOS	Eight channel synchronization not successful if 1

Table 10. Definition of Status Bits of MRWDxx that Vary for Different Channels for the ORT82G5 (Continued)

Channel Index	Bit Index	Name	Description
BA	29	CV_BA_OR	Code violation in one or more of the received 10-bit groups for channel BA
BA	19	SYNC2_B1_OOS	Dual channel synchronization of channels BA and BB not successful if 1
BB	29	CV_BB_OR	Code violation in one or more of the received 10-bit groups for channel BB
BB	19	SYNC4_B_OOS	Quad channel synchronization of SERDES quad B not successful if 1
BC	29	CV_BC_OR	Code violation in one or more of the received 10-bit groups for channel BC
BC	19	SYNC2_B2_OOS	Dual channel synchronization of channels BC and BD not successful if 1
BD	29	CV_BD_OR	Code violation in one or more of the received 10-bit groups for channel BD
BD	19	SYNC8_OOS	Eight channel synchronization not successful if 1

For the ORT82G5, the SYNC2\_[A1,A2,B1,B2]\_OOS, SYNC4\_[A:B]\_OOS,and SYNC8\_OOS signals can be used with CH248\_SYNC\_xx to determine if the desired multi-channel alignment was successful. If, when CH248\_SYNC\_xx goes high the corresponding OOS signal remains low, the data being transferred across the core/FPGA interface is correctly aligned between channels. Note that only the signals corresponding to the selected alignment mode will be meaningful.

For both devices, the code violation signals will only be valid if the corresponding CV\_SELxx = 1. (If 8b10bR=0, CV\_SEL should also be zero. The CV\_xx\_OR signals are obtained by ORing four code violation signals from the 1:4 DEMUX block. These are primarily indicators of received signal quality since a single code violation will not force a loss of sync (LOS) state in the word alignment state machines. Since these signals come from the DEMUX block, if multi-channel alignment is enabled, the code violation signals correspond to data that must still be multi-channel aligned. Hence these signals provide advance notification of detected violations in data that will appear at the core/FPGA interface several clock cycles later. The exact number of clock cycles that the data is delayed depends on the skew between the incoming data for the different channels.

#### **Transceiver FPGA/Embedded Core Signals**

Table 12 summarizes the interface signals between the FPGA logic and the core. In the table, an input refers to a signal flowing into the embedded core and an output refers to a signal flowing out of the embedded core.

Table 11. Transceiver Embedded Core/FPGA Interface Signal Description for the ORT42G5

FPGA/Embedded Core Interface Signal Name (xx = [AC, AD, BC or BD])	Input (I) to or Output (O) from Core	Signal Description
Transmit Path Signals		
TWDxx[31:0]	I	Transmit data – channel xx.
TCOMMAxx[3:0]	I	Transmit comma character – channel xx.
TBIT9xx[3:0]	I	Transmit force negative disparity – channel xx
TSYS_CLK_xx	I	Transmit low-speed clock to the FPGA – channel xx
TCK78[A:B]	0	Transmit low-speed clock to the FPGA – SERDES Quad [A:B].
Receive Path Signals		
MRWDxx[39:0]	0	Receive data – Channel xx (see Table 8 and Table 9).
RWCKxx	0	Low-speed receive clock—Channel xx.
RCK78[A:B]	0	Receive low-speed clock to FPGA—SERDES Quad [A:B].
RSYS_CLK_A2	I	Low-speed receive FIFO clock for channels AC, AD
RSYS_CLK_B2	I	Low-speed receive FIFO clock for channels BC, BD
CV_SELxx	I	Enable detection of code violations in the incoming data
SYS_RST_N	I	Synchronous reset of the channel alignment blocks.

Table 12. Transceiver Embedded Core/FPGA Interface Signal Description for the ORT82G5

FPGA/Embedded Core Interface Signal Name xx= line remain (xx = [AA,, BD]	Input (I) to or Output (O) from Core	Signal Description
Transmit Path Signals	1	
TWDxx[31:0]	I	Transmit data – channel xx.
TCOMMAxx[3:0]	I	Transmit comma character – channel xx.
TBIT9xx[3:0]	I	Transmit force negative disparity – channel xx
TSYS_CLK_xx	I	Transmit low-speed clock to the FPGA – channel xx
TCK78[A:B]	0	Transmit low-speed clock to the FPGA – SERDES Quad [A:B].
Receive Path Signals	1	
MRWDxx[39:0]	0	Receive data – Channel xx (see Table 8 and Table ).
RWCKxx	0	Low-speed receive clock—Channel xx.
RCK78[A:B]	0	Receive low-speed clock to FPGA—SERDES Quad [A:B].
RSYS_CLK_A1	I	Low-speed receive FIFO clock for channels AA, AB
RSYS_CLK_A2	I	Low-speed receive FIFO clock for channels AC, AD
RSYS_CLK_B1	I	Low-speed receive FIFO clock for channels BA, BB
RSYS_CLK_B2	I	Low-speed receive FIFO clock for channels BC, BD
CV_SELxx	I	Enable detection of code violations in the incoming data
SYS_RST_N	I	Synchronous reset of the channel alignment blocks.

## Reference Clocks and Internal Clock Distribution

# **Reference Clock Requirements**

There are two pairs of reference clock inputs on the ORT42G5 and ORT82G5. The differential reference clock is distributed to all channels in a block. Each channel has a differential buffer to isolate the clock from the other channels. The input clock is preferably a differential signal; however, the device can operate with a single-ended input. The input reference clock directly impacts the transmit data eye, so the clock should have low jitter. In particular, jitter components in the DC to 5 MHz range should be minimized. The required electrical characteristics for the reference clock are given in Table 38.

Note: In sections of this data sheet, the differential clocks are simply referred to as the reference clock as REFCLK\_[A:B].

## **Synthesized and Recovered Clocks**

The SERDES Embedded Core block contains its own dedicated PLLs for transmit and receive clock generation. The user provides a reference clock of the appropriate frequency, as described in the previous section. The transmitter PLL uses the REFCLK\_[A,B] inputs to synthesize the internal high-speed serial bit clocks. The receiver PLLs extract the clock from the serial input data and retime the data with the recovered clock.

The receive PLL for each channel has two modes of operation - lock to reference and lock to data with retiming. When no data or invalid data is present on the HDINP\_xx and HDINN\_xx pins, the receive VCO will not lock to data and its frequency can drift outside of the nominal ±350 ppm range. Under this condition, the receive PLL will lock to REFCLK\_[A,B] for a fixed time interval and then will attempt to lock to receive data. The process of attempting to lock to data, then locking to clock will repeat until valid input data exists. There is also a control register bit per channel to force the receive PLL to always lock to the reference clock.


The high-speed transmit and receive serial data links can run at 0.6 to 3.7 Gbps, depending on the frequency of the reference clock and the state of the control bits from the internal transmit control register. The interface to the serializer/deserializer block runs at 1/10th the bit rate of the data lane. Additionally, the MUX/DEMUX logic converts the

data rate and bit-width so the FPGA core can run at 1/4th this frequency which gives a range of 15 to 92.5 MHz for the data in and out of the FPGA.

# Internal Clock Signals at the FPGA/Core Interface for the ORT42G5

There are several clock signals defined at the FPGA/Embedded Core interface in addition to the external reference clock for each SERDES block. All of the ORT42G5 clock signals are shown in Figure 17 and are described following the figure.

Figure 17. ORT42G5 Clock Signals (High Speed Serial I/O Also Shown)



#### REFCLKP\_[A:B], REFCLKN\_[A:B]:

These are the differential reference clocks provided to the ORT42G5 device as described earlier. They are used as the reference clock for both TX and RX paths. For operation of the serial links at 3.125 Gbps, the reference clocks will be at a frequency of 156.25 MHz.

#### RWCK[AC, AD, BC, BD]:

These are the low-speed receive clocks from the embedded core to the FPGA across the core-FPGA interface. These are derived from the recovered low-speed complementary clocks from the SERDES blocks. RWCKAC belongs to Channel AC, RWCKBC belongs to channel BC and so on. With a reference clock input of 156.25 MHz, these clocks operate at 78.125 MHz.

#### RCK78[A:B]:

These are muxed outputs of RWCKA[C or D] and RWCKB[C or D] respectively. With a reference clock input of 156.25 MHz, these clocks operate at 78.125 MHz.

#### RSYS\_CLK\_[A:B]2

These clocks are inputs to the SERDES blocks A and B respectively from the FPGA. These are used by each channel as the read clock to read received data from the alignment FIFO within the embedded core. Clock RSYS\_CLK\_A2 is used by channels in the SERDES block A and RSYS\_CLK\_B2 by channels in the SERDES block B. To guarantee that there is no overflow in the alignment FIFO, it is an absolute requirement that the write and read clocks be frequency locked within 0 ppm. Examples of how to achieve this are shown in the later section on recommended board-level clocking.

#### TCK78[A:B]:

This is a muxed output from the core to the FPGA across the core-FPGA interface of one of the 2 transmit SER-DES clocks per block operating at up to 92.5 MHz in the embedded core. There is one clock output per SERDES block.

#### TSYS CLK[AC, AD, BC, BD]:

These clocks are inputs to the SERDES block A and B respectively from the FPGA. These are used by each channel to control the timing of the Transmit Data Path. To guarantee correct transmit operation theses clocks must be frequency locked within 0 ppm to TCK78[A:B].

### **Transmit and Receive Clock Rates**

Table 13 shows typical relationship between the data rates, the reference clock, the transmit TCK78[A:B] clock and the receive RCK78[A:B] clock. The selection of full-rate or half-rate for a given reference clock speed is set by bits in the transmit and receive control registers and can be set per channel.

Table 13. Transmit Data and Clock Rates

Data Rate	Reference Clock	TCK78[A: B] and RCK78[A:B] Clocks	Rate of Channel Selected as Clock Source
0.6 Gbps	60 MHz	15 MHz	Half
1.0 Gbps	100 MHz	25 MHz	Half
1.25 Gbps	125 MHz	31.25 MHz	Half
2.0 Gbps	100 MHz	50 MHz	Full
2.5 Gbps	125 MHz	62.5 MHz	Full
3.125 Gbps	156 MHz	78 MHz	Full
3.7 Gbps	185 MHz	92.5 MHz	Full

Besides taking in a TSYS\_CLK\_xx from the FPGA logic for each channel, the transmit path logic sends back a clock of the same frequency, but arbitrary phase. This clock, TCK78[A:B], is derived from the MUX block of one of the 2 channels in its SERDES block. The MUX blocks provide the potential source for TCK78[A:B] by a divide-by-4 of the SERDES STBC311xx clock used in synchronizing the transmit data words in the STBC311xx clock domain. The STBC311xx clocks are internal to the core and are not brought across the core/FPGA interface

The receiver section receives high-speed serial data at its differential CML input port and sends in to the Clock and Data Recovery (CDR) block. The CDR block then generates a recovered clock (RWCKxx) and retimes the data. Thus, the recovered receive clocks are asynchronous between channels.

#### Transmit Clock Source Selection

The TCKSEL[A:B] bit select the source channel of TCK78[A:B]. The selection of the source for TCK78[A:B] is controlled by this bit as shown in Table 14.


Table 14. TCK78[A:B] Source Selection

TCKSEL[A:B]	Clock Source
0	Channel C
1	Channel D

## **Recommended Transmit Clock Distribution for the ORT42G5**


As an example of the recommended clock distribution approach, TSYS\_CLK\_A[C or D] can be sourced by TCK78A as shown in Figure 18 if the transmit line rate are common for both channels in a block. Similar clocking would be used for Block B.

Figure 18. Transmit Clocking for a Single Block (Similar Connections Would Be Used for Block B)



If the transmit line rate is mixed between half and full rate among the channels, then the scheme shown in Figure 19 can be used. The figure shows TSYS\_CLK\_AC being sourced by TCK78A and TSYS\_CLK\_AD being sourced by TCK78A/2 (the division is done in FPGA logic). Similar clocking would be used for Block B.

Figure 19. Mixed Rate Transmit Clocking for a Single Block (Similar Connections Would Be Used for Block B)



#### Receive Clock Source Selection and Recommended Clock Distribution

In the receive path, one clock per block of two channels, called RCK78[A:B], is sent to the FPGA logic. The control register bits RCKSEL[A:B] is used to select the clock source for these clocks. The selection of the source for RCK78[A:B] is controlled by this bit as shown in Table 15.


Table 15. RCK78[A:B] Source Selection

RCKSEL[A:B]	Clock Source
0	Channel C
1	Channel D

In the receive channel alignment bypass mode the data and recovered clocks for the four channels are independent. The data for each channel are synchronized to the recovered clock from that channel.


Figure 21 shows the recommended receive clocking for a single block.

Figure 20. Receive Clocking for a Single Block (Similar Connections Would Be Used for Block B)



The receive channel alignment bypass mode allows mixing of half and full line rates among the channels, as shown in Figure 21. The figure shows channel AC configured in full rate mode at 2.0 Gbps. Channel AD configured in half-rate mode at 1.0 Gbps. The receive alignment FIFO per channel cannot be used in this mode.

Figure 21. Receive Clocking for Mixed Line Rates




Each SERDES block can also be configured for any line rate (0.6 to 3.7 Gbps), since each block has its own reference clock input pins.

## Multi-Channel Alignment Clocking Strategies for the ORT42G5

The data on the four channels in the ORT42G5 can be independent of each other or can be synchronized in two different ways. For example, two channels within a SERDES block can be aligned together, channel C and channel D. Alternatively, all four channels in a SERDES block can be aligned together to form a communication channel with a bandwidth of 10 Gbps. Individual channels within an alignment group can be disabled (i.e., powered down) without disrupting other channels. Clocking strategies for these various modes are described in the following paragraphs.


For dual alignment both channels must be sourced by the same clock. Either RWCKAC or RWCKAD can be connected to RSYS\_CLK\_A2. A clocking example for dual alignment is shown in Figure 22.

Figure 22. Receive Clocking for a Dual Alignment in a Single Block (Similar Connections Would Be Used for Block B)



For quad alignment, either RCK78A or RCK78B can be used to source RSYS\_CLK\_[A:B]2 as shown in Figure 23.

Figure 23. Clocking for Quad Alignment



# Internal Clock Signals at the FPGA/Core Interface for the ORT82G5

There are several clock signals defined at the FPGA/Embedded Core interface in addition to the external reference clock for each SERDES quad. All of the ORT82G5 clock signals are shown in Figure 24 and are described following the figure.

RCK78A  $\frac{2}{\sim}$  REFCLK[P:N]\_A Common Logic, Quad A TCK78A **RWCKAA** HDIN[P:N]\_AA RSYS CLK A1 Channel AA TSYS\_CLK\_AA HDOUT[P:N]\_AA **RWCKAB**  $\frac{2}{\longrightarrow}$  HDIN[P:N]\_AB Channel AB <sup>2</sup>→ HDOUT[P:N]\_AB TSYS\_CLK\_AB **RWCKAC**  $\frac{2}{}$  HDIN[P:N]\_AC Channel AC TSYS\_CLK\_AC → HDOUT[P:N]\_AC **RWCKAD**  $\frac{2}{}$  HDIN[P:N]\_AD Channel AD RSYS\_CLK\_A2 TSYS\_CLK\_AD  $\frac{2}{\longrightarrow}$  HDOUT[P:N]\_AD **Backplane FPGA** Serial RCK78B Logic PEFCLK[P:N]\_B Link TCK78B Common Logic, Quad B **RWCKBA** 2 HDIN[P:N]\_BA RSYS\_CLK\_B1 Channel BA 2 → HDOUT[P:N]\_BA TSYS\_CLK\_BA RWCKBB √ HDIN[P:N]\_BB Channel BB TSYS\_CLK\_BB <sup>2</sup> ► HDOUT[P:N]\_BB **RWCKBC** √ 2

HDIN[P:N]\_BC

Output

Description

HDIN[P:N]\_BC

Output

HDIN[P:N]\_BC

HDIN[P:N]\_BC Channel BC TSYS\_CLK\_BC 2 hdout[p:n]\_bc **RWCKBD** √ 2

HDIN[P:N]\_BD

A

B

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C

B

C Channel BD RSYS\_CLK\_B2 TSYS\_CLK\_BD 2∠► HDOUT[P:N]\_BD

Figure 24. ORT82G5 Clock Signals (High Speed Serial I/O Also Shown)

### REFCLKP\_[A:B], REFCLKN\_[A:B]:

These are the differential reference clocks provided to the ORT82G5 device as described earlier. They are used as the reference clock for both TX and RX paths. For operation of the serial links at 3.125 Gbps, the reference clocks will be at a frequency of 156.25 MHz.

#### RWCK[AA:BD]:

These are the low-speed receive clocks from the embedded core to the FPGA across the core-FPGA interface. These are derived from the recovered low-speed complementary clocks from the SERDES blocks. RWCK\_AA belongs to Channel AA, RWCK\_AB belongs to channel AB and so on. With a reference clock input of 156.25 MHz, these clocks operate at 78.125 MHz.

#### RCK78[A:B]:

These are muxed outputs of RWCKA[A:D] and RWCKB[B:D] respectively. With a reference clock input of 156.25 MHz, these clocks operate at 78.125 MHz.

#### **RSYS\_CLK\_[A:B][1:2]**

These clocks are inputs to the SERDES quad block A and B respectively from the FPGA. These are used by each channel as the read clock to read received data from the alignment FIFO within the embedded core. Clocks RSYS\_CLK\_A[1:2] are used by channels in the SERDES quad block A and RSYS\_CLK\_B[1:2] by channels in the SERDES quad block B. To guarantee that there is no overflow in the alignment FIFO, it is an absolute requirement that the write and read clocks be frequency locked within 0 ppm. Examples of how to achieve this are shown in the later section on recommended board-level clocking.

#### TCK78[A:B]:

This is a muxed output from the core to the FPGA across the core-FPGA interface of one of the 4 transmit SER-DES clocks per quad operating at up to 92.5 MHz in the embedded core. There is one clock output per SERDES quad block.

#### TSYS CLK[AA,...BD]:

These clocks are inputs to the SERDES quad block A and B respectively from the FPGA. These are used by each channel to control the timing of the Transmit Data Path. To guarantee correct transmit operation theses clocks must be frequency locked within 0 ppm to TCK78[A:B].

### **Transmit and Receive Clock Rates**

Table 16 shows the typical relationship between the data rates, the reference clock, the transmit TCK78[A:B] clock and the receive RCK78[A:B] clock. The selection of full-rate or half-rate for a given reference clock speed is set by bits in the transmit and receive control registers and can be set per channel.

	Table 16.	Transmit	Data and	Clock	Rates
--	-----------	----------	----------	-------	-------

Data Rate	Reference Clock	TCK78[A: B] and RCK78[A:B] Clocks	Rate of Channel Selected as Clock Source
0.6 Gbps	60 MHz	15 MHz	Half
1.0 Gbps	100 MHz	25 MHz	Half
1.25 Gbps	125 MHz	31.25 MHz	Half
2.0 Gbps	100 MHz	50 MHz	Full
2.5 Gbps	125 MHz	62.5 MHz	Full
3.125 Gbps	156 MHz	78 MHz	Full
3.7 Gbps	185 MHz	92.5 MHz	Full

Besides taking in a TSYS\_CLK\_xx from the FPGA logic for each channel, the transmit path logic sends back a clock of the same frequency, but arbitrary phase. This clock, TCK78[A:B], is derived from the MUX block of one of the 4 channels in its SERDES quad. The MUX blocks provide the potential source for TCK78[A:B] by a divide-by-4 of the SERDES STBC311xx clock used in synchronizing the transmit data words in the STBC311xx clock domain. The STBC311xx clocks are internal to the core and are not brought across the core/FPGA interface.

The receiver section receives high-speed serial data at its differential CML input port and sends in to the Clock and Data Recovery (CDR) block. The CDR block then generates a recovered clock (RWCKxx) and retimes the data. Thus, the recovered receive clocks are asynchronous between channels.

#### Transmit Clock Source Selection

The TCKSEL[0:1][A:B] bits select the source channel of TCK78[A:B]. The selection of the source for TCK78[A:B] is controlled by these bits as shown in Table 17.


Table 17. TCK78[A:B] Source Selection

TCKSEL0	TCKSEL1	Clock Source
0	0	Channel A
1	0	Channel B
0	1	Channel C
1	1	Channel D

### **Recommended Transmit Clock Distribution for the ORT82G5**


As an example of the recommended clock distribution approach, TSYS\_CLK\_A[A:D] can be sourced by TCK78A as shown in Figure 25 if the transmit line rate are common for all four channels in a quad. Similar clocking would be used for Quad B.

Figure 25. Transmit Clocking for a Single Block (Similar Connections Would Be Used for Block B)



If the transmit line rate is mixed between half and full rate among the channels, then the scheme shown in Figure 26 can be used. The figure shows TSYS\_CLK\_AA and TSYS\_CLK\_AB being sourced by TCK78A and TSYS\_CLK\_AC and TSYS\_CLK\_AD being sourced by TCK78A/2 (the division is done in FPGA logic). Similar clocking would be used for Quad B.

Figure 26. Mixed Rate Transmit Clocking for a Single Block (Similar Connections Would Be Used for Block B)



#### **Receive Clock Source Selection and Recommended Clock Distribution**


In the receive path, one clock per bank of four channels, called RCK78[A:B], is sent to the FPGA logic. The control register bits RCKSEL[0:1][A:B] are used to select the clock source for these clocks. The selection of the source for RCK78[A:B] is controlled by these bits as shown in Table 18.

Table 18. RCK78[A:B] Source Selection

RCKSEL0	RCKSEL1	Clock Source
0	0	Channel A
1	0	Channel B
0	1	Channel C
1	1	Channel D


In the receive channel alignment bypass mode the data and recovered clocks for the eight channels (four per SER-DES quad) are independent. The data for each channel are synchronized to the recovered clock from that channel.

Figure 27. - Receive Clocking for a Single Quad (Similar Connections Would Be Used for Quad B)



The receive channel alignment bypass mode allows mixing of half and full line rates among the channels, as shown in Figure 28. The figure shows channel pair AA and AB configured in full rate mode at 2.0 Gbps. Channel pair AC and AD are configured in half-rate mode at 1.0 Gbps.

Figure 28. Receive Clocking for Mixed Line Rates




As noted in the caption of Figure 28, each quad can be configured in any line rate (0.6 to 3.7 Gbps), since each quad has its own reference clock input pins. The receive alignment FIFO per channel cannot be used in this mode.

## Multi-Channel Alignment Clocking Strategies for the ORT82G5

The data on the eight channels (four per SERDES quad) in the ORT82G5 can be independent of each other or can be synchronized in several ways. For example, two channels within a SERDES can be aligned together; channel A and B and/or channel C and D. Alternatively, all four channels in a SERDES quad can be aligned together to form a communication channel with a bandwidth of 10 Gbps. Finally, the alignment can be extended across both SERDES quads to align all eight channels. Individual channels within an alignment group can be disabled (i.e., powered down) without disrupting other channels. Clocking strategies for these various modes are described in the following paragraphs.


For dual alignment both twins within a quad can be sourced by clocks that are different from the other channels, however each pair of SERDES must have the same clock. The channel pair AA and AB is driven on the low speed side by RSYS\_CLK\_A1 and the channel pair AC and AD are driven on the low speed side by RSYS\_CLK\_A2. Either RWCKAA or RWCKAB can be connected to RSYS\_CLK\_A1 and either RWCKAC or RWCKAD can be connected to RSYS\_CLK\_A2. A clocking example for dual alignment is shown in Figure 29.

Figure 29. Receive Clocking for a Dual Alignment in a Single Quad (Similar Connections Would Be Used for Quad B)



For receive quad alignment, RSYS\_CLK\_[A1,B1] and RSYS\_CLK\_[A2,B2] can be tied together as shown for quad A and B in Figure 30. In receive eight-channel alignment, either RCK78A or RCK78B can be used to source RSYS\_CLK\_[A1,A2] and RSYS\_CLK\_[B1,B2] as shown in Figure 31.

Figure 30. Clocking for Quad Alignment in a Single Quad (Similar Connections Would Be Used for Quad B)



RCK78A Common Logic, Quad A TCK78A < 156.25 MHz REFCLK[P:N]\_A **RWCKAA** RSYS\_CLK\_A1 Channel AA TSYS\_CLK\_AA **RWCKAB** Channel AB TSYS\_CLK\_AB **RWCKAC** Channel AC TSYS\_CLK\_AC **RWCKAD** Channel AD RSYS\_CLK\_A2 TSYS CLK AD Eight Bidirectional **FPGA** Channels of 3.125 Logic Gbps Serial Data RCK78B REFÇLK[P:N]\_B TCK78B Common Logic, Quad B **RWCKBA** RSYS\_CLK\_B1 Channel BA TSYS\_CLK\_BA **RWCKBB** Channel BB TSYS\_CLK\_BB **RWCKBC** Channel BC TSYS\_CLK\_BC **RWCKBD** Channel BD RSYS\_CLK\_B2 TSYS\_CLK\_BD

Figure 31. Clocking for Eight Channel Alignment

All Clocks at 78.125 MHz

# **Reset Operation**

The SERDES block can be reset in one of three different ways as follows: on power up, using the hardware reset, or via the microprocessor interface. The power up reset process begins when the power supply voltage ramps up to approximately 80% of the nominal value of 1.5V. Following this event, the device will be ready for normal operation after 3 ms.

A hardware reset is initiated by making the PASB\_RESETN low for at least two microprocessor clock cycles. The device will be ready for operation 3 ms after the low to high transition of the PASB\_RESETN. This reset function affects all SERDES channels and resets all microprocessor and internal registers and counters.

Using the software reset option, each channel can be individually reset by setting SWRST (bit 2) to a logic 1 in the channel configuration register. The device will be ready 3 ms after the SWRST bit is deasserted. Similarly, all four channels per quad SERDES can be reset by setting the global reset bit GSWRST. The device will be ready for normal operation 3 ms after the GSWRST bit is deasserted. Note that the software reset option resets only SERDES internal registers and counters. The microprocessor registers are not affected. It should also be noted that the embedded block cannot be accessed until after FPGA configuration is complete.

## Start Up Sequence for the ORT42G5

The following sequence is required by the ORT42G5 device. For information required for simulation that may be different than this sequence, see the ORT42G5 Design Kit.

- 1. Initiate a hardware reset by making PASB\_RESETN low. Keep this low during FPGA configuration of the device. The device will be ready for operation 3 ms after the low to high transition of PASB\_RESETN.
- 2. At startup, the legacy SERDES channel logic must be powered down and removed from any multi-channel alignment groups:
  - Setting bit 1 to one in registers at locations 30002, 30012, 30102, 30112, 30003, 30013, 30103 and 30113 powers down the legacy logic. (Note that the reset value for these bits is 0.)
  - Setting bits 4 and 5 to zero (reset condition) in the register at locations 30810 and 30910 removes the legacy logic from any alignment group.
- 3. Configure the following SERDES internal and external registers. Note that after device initialization, all alarm and status bits should be read once to clear them. A subsequent read will provide the valid state.

Set the following bits in register 30800:

- Bits LCKREFN [AC and AD] to 1, which implies lock to data.
- Bits ENBYSYNC\_[AC and AD] to 1 which enables dynamic alignment to comma.

Set the following bits in register 30801:

- Bits LOOPENB\_[AC and AD] to 1 if high-speed serial loopback is desired.

Set the following bits in register 30900:

- Bits LCKREFN\_[BC and BD] to 1 which implies lock to data.
- Bits ENBYSYNC\_[BC and BD] to 1 which enables dynamic alignment to comma.

Set the following bits in register 30901:

- Bits LOOPENB\_[BC and BD] to 1 if high-speed serial loopback is desired.

Set the following bits in registers 30022, 30032, 30122, 30132:

- TXHR set to 1 if TX half-rate is desired.
- 8b10bT set to 1 if 8b10b encoding is desired.

Set the following bits in registers 30023, 30033, 30123, 30133:

- RXHR Set to 1 if RX half-rate is desired.
- 8b10bR set to 1 if 8b10b decoding is desired.
- LINKSM set to 1 if the Fibre Channel state machine is desired.

Assert GSWRST bit by writing 1's to both SERDES blocks. Deassert GSWRST bit by writing 0's to both SERDES blocks. Wait 3 ms. If higher speed serial loopback has been selected, the receive PLLs will use this time to lock to the new serial data.

Monitor the following alarm bits in registers 30020, 30030, 30120, 30130:

- LKI, PLL lock indicator. 1 indicates that PLL has achieved lock.
- 4. If 8b/10b mode is enabled, enable link synchronization by periodically sending the following sequence three times:
  - K28.5 D21.4 D21.5 D21.5 or any other idle ordered set (starting with a /comma/) in FC mode.
  - -/comma/ characters for the XAUI state machine and /A/ characters for word and channel alignment in XAUI mode.

### Start Up Sequence for the ORT82G5

The following sequence is required by the ORT82G5 device. For information required for simulation that may be different than this sequence, see the ORT82G5 Design Kit.

- 1. Initiate a hardware reset by making PASB\_RESETN low. Keep this low during FPGA configuration of the device. The device will be ready for operation 3 ms after the low to high transition of PASB\_RESETN.
- 2. Configure the following SERDES internal and external registers. Note that after device initialization, all alarm and status bits should be read once to clear them. A subsequent read will provide the valid state. Set the following bits in register 30800:
  - Bits LCKREFN\_[AA:AD] to 1, which implies lock to data.
  - Bits ENBYSYNC\_[AA:AD] to 1 which enables dynamic alignment to comma.

Set the following bits in register 30801:

- Bits LOOPENB [AA:AD] to 1 if high-speed serial loopback is desired.

Set the following bits in register 30900:

- Bits LCKREFN\_[BA:BD] to 1 which implies lock to data.
- Bits ENBYSYNC [BA:BD] to 1 which enables dynamic alignment to comma.

Set the following bits in register 30901:

- Bits LOOPENB\_[BA:BD] to 1 if high-speed serial loopback is desired.

Set the following bits in registers 30002, 30012, 30022, 30032, 30102, 30112, 30122, 30132:

- TXHR set to 1 if TX half-rate is desired.
- 8B10BT set to 1

Set the following bits in registers 30003, 30013, 30023, 30033, 30103, 30113, 30123, 30133:

- RXHR Set to 1 if RX half-rate is desired.
- 8B10BR set to 1.
- LINKSM set to 1 if the Fibre Channel state machine is desired.

Assert GSWRST bit by writing two 1's. Deassert GSWRST bit by writing two 0's. Wait 3ms. If higher speed serial loopback has been selected, the receive PLLs will use this time to lock to the new serial data.

Monitor the following alarm bits in registers 30000, 30010, 30020, 30030, 30100, 30110, 30120, 30130:

- LKI, PLL lock indicator. 1 indicates that PLL has achieved lock.
- 3. If 8b/10b mode is enabled, enable link synchronization by periodically sending the following sequence three times:
  - K28.5 D21.4 D21.5 D21.5 or any other idle ordered set (starting with a /comma/) in FC mode.
  - -/comma/ characters for the XAUI state machine and /A/ characters for word and channel alignment in XAUI mode.

### **Test Modes**


In addition to the operational logic described in the preceding sections, the Embedded Core contains logic to support various test modes - both for device validation and evaluation and for operating system level tests. The following sections discuss two of the test support logic blocks, supporting various loopback modes and SERDES characterization.

## **Loopback Testing**

Loopback testing is performed by looping back (either internal to the Embedded Core, by configuring the FPGA logic or by external connections) transmitted data to the corresponding receiver inputs, or received data to the transmitter output. The loopback path may be either serial or parallel.

In general, loopback tests can be classified as "near end" or "far end." In "near end" loopback (Figure 32(a)), data is generated and checked locally, i.e. by logic on, or connection of, test equipment to the same card as the FPSC. In "far end" loopback (Figure 32(b)), the generating and checking functions are performed remotely, either by test equipment or a remote system card.

Figure 32. "Near End" vs. "Far End" Loopback



The loopback mode can also be characterized by the physical location of the loopback connection. There are three possible loopback modes supported by the Embedded Core logic:

- High-speed serial loopback at the CML buffer interface (near end)
- Parallel loopback at the SERDES boundary (far end)

Parallel loopback at MUX/DEMUX boundary excluding SERDES (near end)

The three loopback modes are described in more detail in the following sections. As noted earlier, other specialized loopback modes can be obtained by configuration of the FPGA logic or by connections external to the FPSC.

### High-Speed Serial Loopback at the CML Buffer Interface

The high-speed serial loopback mode has the serial transmit signals looped back internally to the serial receive circuitry. The internal loopback path is from the input connection to the transmit CML buffer to the output connection from the receive CML buffer. The data are sourced on the TWDxx[31:0], TCOMMAxx[3:0] and TBIT9xx[3:0] signal lines and received on the MRWDxx[39:0] signal lines. The serial loopback path does not include the high-speed input and output buffers. If TESTEN\_xx is set, the HDOUTP\_xx and HDOUTN\_xx outputs are active in this mode while the CML input buffers are powered down. The device is otherwise in its normal mode of operation. This mode is normally used for tests where the data source and destination are on the same card and is the basic loopback path shown earlier in Figure 32(a).

The data rate selection bits, TXHR and RXHR, in the channel configuration registers must be configured to carry the same value. Table 19 and Table 20 summarize the settings of the control interface register configuration bits for high-speed serial loopback.

Table 19. High-Speed Serial Loopback Configuration Bit Definitions for the ORT42G5

Register Address	Bit Value	Bit Name	Comments
30022, 30032, 30122, 30132	Bit 0 = 0 or 1	TXHR	Set to 0 or 1. TXHR and RXHR bits must be set to the same value.
	Bit 7 = 0 or 1	8B10BT	Set to 0 or 1. If set to 0, the 8b/10b encoder is excluded from the loopback path. The 8b/10b encoder and decoder selection control bits must both be set to the same value.
30023, 30033, 30123, 30133	Bit 0 = 0 or 1	RXHR	Set to 0 or 1. TXHR and RXHR bits must be set to the same value.
	Bit 3 = 0 or 1	8B10BR	Set to 0 or 1. If set to 0, the 8b/10b decoder is excluded from the loopback path. The 8b/10b encoder and decoder selection control bits must both be set to the same value.
30801, 30901	Bit 2 = 1 (Channel C) Bit 3 = 1 (Channel D)	LOOPENB_xx	Set any of the bits 0-3 to 1 to do serial loopback on the corresponding channel.* The high speed serial outputs will not be active.

<sup>\*</sup>This test mode can also be set using TESTEN\_xx in place of LOOPENB\_xx. In that case, Test Mode must be set to 00000.

Table 20. High-Speed Serial Loopback Configuration Bit Definitions for the ORT82G5

Register Address	Bit Value	Bit Name	Comments
30002, 30012, 30022, 30032, 30102, 30112,	Bit 0 = 0 or 1	TXHR	Set to 0 or 1. TXHR and RXHR bits must be set to the same value.
30122, 30132	Bit 7 = 0 or 1	8B10BT	Set to 0 or 1. If set to 0, the 8b/10b encoder is excluded from the loopback path. The 8b/10b encoder and decoder selection control bits must both be set to the same value.
30003, 30013, 30023, 30033, 30103, 30113,	Bit 0 = 0 or 1	RXHR	Set to 0 or 1. TXHR and RXHR bits must be set to the same value.
30123, 30133	Bit 3 = 0 or 1	8B10BR	Set to 0 or 1. If set to 0, the 8b/10b decoder is excluded from the loopback path. The 8b/10b encoder and decoder selection control bits must both be set to the same value.

Register Address	Bit Value	Bit Name	Comments
30801, 30901	Bit 0 = 1 (Channel A) Bit 1 = 1 (Channel B) Bit 2 = 1 (Channel C) Bit 3 = 1 (Channel D)	_	Set any of the bits 0-3 to 1 to do serial loopback on the corresponding channel.* The high speed serial outputs will not be active.

<sup>\*</sup>This test mode can also be set using TESTEN\_xx in place of LOOPENB\_xx. In that case, Test Mode must be set to 00000.

## Parallel Loopback at the SERDES Boundary

In this parallel loopback differential data are received at the HDINP\_xx and HDINN\_xx pins and are retransmitted at the HDOUTP\_xx and HDOUTN\_xx pins. The loopback path is at the interface between the SERDES blocks and the MUX and DEMUX blocks and uses the parallel 10-bit buses at these interfaces (see Figure 32b). The loopback connection is made such that the input signals to the TX SERDES block is the same as the output signals from the RX SERDES block. In this parallel loopback mode, the MRWDxx[39:0] signal lines remain active and the TWDxx[31:0], TCOMMAxx[3:0] and TBIT9xx[3:0] signal lines are not used. This mode is normally used for tests where serial test data is received from and transmitted to either test equipment or via a serial backplane to a remote card and is the basic loopback path shown earlier in Figure 32(b).

The data rate selection bits TXHR and RXHR in the channel configuration registers must be configured to carry the same value. Also, the 8b/10b encoder and decoder are excluded from the loopback path by setting the 8b10bT and 8b10bR configuration bits to 0. Table 21 and Table 22 illustrate the control interface register configuration for the parallel loopback.

Table 21. Parallel Loopback at the SERDES Boundary Configuration Bit Definitions

Register Address (Hex)	Bit Value	Bit Name	Comments
30022, 30032,	Bit 0 = 0 or 1	TXHR	Set to 0 or 1. TXHR and RXHR bits must be set to the same value.
30122, 30132	Bit 7 = 0	8b10bT	Set to 0 The 8b/10b encoder is excluded from the loopback path. The 8b/10b encoder and decoder selection control bits must both be set to 0.
30023, 30033,	Bit 0 = 0 or 1	RXHR	Set to 0 or 1. TXHR and RXHR bits must be set to the same value.
30123, 30133	Bit 3 = 0	8b10bR	Set to 0.The 8b/10b decoder is excluded from the loopback path. The 8b/10b encoder and decoder selection control bits must both be set to 0.
30005, 30105	Bit 7 = 1	GTESTEN	SET to 1 if the loopback is done globally on both channels.
30026, 30036, 30126, 30136	Bits[4:0]	Testmode	Set to 00001


Table 22. Parallel Loopback at the SERDES Boundary Configuration Bit Definitions for the ORT82G5

Register Address (Hex)	Bit Value	Bit Name	Comments
30002, 30012,	Bit 0 = 0 or 1	TXHR	Set to 0 or 1. TXHR and RXHR bits must be set to the same value.
30022, 30032, 30102, 30112, 30122, 30132	Bit 7 = 0	8b10bT	Set to 0 The 8b/10b encoder is excluded from the loopback path. The 8b/10b encoder and decoder selection control bits must both be set to 0.
30003, 30013,	Bit 0 = 0 or 1	RXHR	Set to 0 or 1. TXHR and RXHR bits must be set to the same value.
30023, 30033, 30103, 30113, 30123, 30133	Bit 3 = 0	8b10bR	Set to 0.The 8b/10b decoder is excluded from the loopback path. The 8b/10b encoder and decoder selection control bits must both be set to 0.
30005, 30105	Bit 7 = 1	GTESTEN	SET to 1 if the loopback is done globally on all four channels.
30006, 30016, 30026, 30036, 30106, 30116, 30126, 30136	Bits[4:0]	Testmode	Set to 00001

## Parallel Loopback at MUX/DEMUX Boundary, Excluding SERDES

This is a low-frequency test mode used to test the MUX/DEMUX logic block. As with the mode described in the previous section, the loopback path is at the interface between the SERDES blocks and the MUX and DEMUX blocks and uses the parallel 10-bit buses at these interfaces (see Figure 33). However, the loopback connection is made such that the output signals from the TX MUX block are used as the input signals to the RX SERDES block. In this loopback mode the MRWDxx[39:0], TWDxx[31:0], TCOMMAxx[3:0] and TBIT9xx[3:0] signal lines function normally and the high-speed serial input and output buffers are not used. Use of this mode also requires configuration of the FPGA logic to connect the MRWDxx[39:0], TWDxx[31:0], TCOMMAxx[3:0] and TBIT9xx[3:0] signal lines to external pins. The basic loopback path is shown in Figure 33.

Figure 33. Parallel Loopback at MUX/DEMUX Boundary, Excluding SERDES



This test mode is enabled by setting the pin PLOOP\_TEST\_ENN to 0. PASB\_TESTCLK must be running in this mode at 4x frequency of RSYS\_CLK[A2, B2] or TSYS\_CLK\_[AC, AD, BC, BD] for the ORT42G5 and RSYS\_CLK[A1,A2,B1,B2] or TSYS\_CLK\_[AA, AB... BD] for the ORT82G5.

# **SERDES Characterization Test Mode (ORT82G5 Only)**

The SERDES characterization mode is a test mode that allows for direct control and observation of the transmit and receive SERDES interfaces at chip ports. With these modes the SERDES logic and I/O can be tested one channel at a time in either the receive or transmit modes. The SERDES characterization mode is available for only one quad (quad B) of the ORT82G5.

The characterization test mode is configured by setting bits in the control registers via the system bus. There are four bits that set up the test mode. The transmit characterization test mode is entered when SCHAR\_ENA=1 and SCHAR\_TXSEL=1. Entering this mode will cause chip port inputs to directly control the SERDES low-speed transmit ports of one of the channels as shown in Table 23.

Table 23. SERDES Transmit Characterization Mode

Chip Port	SERDES Input
PSCHAR_CKIO0	TBCBx
PSCHAR_LDIO[9:0]	LDINBx[9:0]

The x in the table will be a single channel in SERDES quad B, selected by the SCHAR\_CHAN control bits. The decoding of SCHAR\_CHAN is shown in Table 24.

Table 24. Decoding of SCHAR\_CHAN

SCHAR_CHAN0	SCHAR_CHAN1	Channel
0	0	BA
1	0	BB
0	1	BC
1	1	BD

The receive characterization test mode is entered when SCHAR\_ENA=1 and SCHAR\_TXSEL=0, In this mode, one of the channels of SERDES outputs is observed at chip ports as shown in Table 25. The channel that is observed is also based on the decoding of SCHAR\_CHAN as shown in Table 25.

Table 25. SERDES Receive Characterization Mode

SERDES Output	Chip Port
BYTSYNCBx	PSCHAR_BYTSYNC
WDSYNCBx	PSCHAR_WDSYNC
CVOBx	PSCHAR_CV
LDOUTBx[9:0]	PSCHAR_LDIO[9:0]
RBC0Bx	PSCHAR_CKIO0
RBC1Bx	PSCHAR_CKIO1

### **Embedded Core Block RAM**

There are two independent memory blocks (labeled A and B) built-into the Embedded ASIC Core (EAC). Each memory block has a capacity of 4K words by 36 bits. These two memory blocks (also called "slices") are in addition to the block RAMs found in the FPGA portion of the ORT82G5.

Although the memory blocks/slices are in the EAC part of the chip, they do not interact with the rest of the EAC circuits, but are standalone memories designed specifically to increase RAM capacity in the ORT82G5 chip. They can be used by logic implemented in the FPGA portion of the FPSC. Figure 34 represents one of the two available memory slices built into the EAC. The index "x" refers to the memory slice (x=A for slice A, x=B for slice B). Each memory slice is organized into two sections, which are also labeled as A and B. In Figure 34, SDRAM A is one section of slice x, and SDRAM B is another section of slice x. Data can be written to both sections of a slice independently. However, a read access can access only one of sections A or B at any given time (CSR\_x=0 selects section A, CSR\_x=1 selects section B).

The 36 bits written to or read from the memory slice are composed of 32 bits of data (bits 31:24, 23:16, 15:8, 7:0), and 4 bits of parity (bits 35,34,33,32). The core performs no parity checking functions. The data read from the memory is registered so that it works as a pipelined synchronous memory block.

For illustration purposes, assuming that the memory slice in Figure 34 is slice A (x=A), then certain signals apply to both sections of slice A. These include D\_A[35:0], CKW\_A, AW\_A[10:0], BYTEWN\_A[3:0], Q\_A[35:0], CKR\_A, CSR\_A, and AR\_A[10:0]. The BYTEWN\_A[3:0] are byte and parity write enable bits for each byte and parity bit of data being written.

BYTEWN\_A[3] is associated with D\_A[35,31:24].

BYTEWN\_A[2] is associated with D\_A[34,23:16].

BYTEWN\_A[1] is associated with D\_A[33,15:8].

BYTEWN\_A[0] is associated with D\_A[32,7:0].

The signals that are unique to each section of slice A are:

CSWA\_A --enables writing to section A of slice A

CSWB\_A -- enables writing to section B of slice A

As mentioned earlier, both sections of a slice can be written independently / simultaneously, due to the independent CSW per section.

The same signal illustration above applies to slice B by changing \_A to \_B.

SDRAM A and SDRAM B in Figure 34 refer to the built-in sections A and B of one EAC RAM slice.

Note: x=[A,B] Slice Identifier

AR\_x[10:0]

These SDRAMS should not be confused with the FPGA SDRAMS, which are generated through Module Generator in ispLEVER. The EAC SDRAMs are always built-in to the embedded core section of the ORT82G5/42G5 and their pins are accessed through the EAC interface. In order for these pins to be available at the interface in the generated HDL models from ispLEVER, the "Use the Extra Memory in FPSC Core" checkbox needs to be checked in the customization window (after hitting the "customize" button) in Module Generator, while generating the ORT82G5/42G5 core HDL. These signals will not otherwise show in the interface model.

Figure 35 and Figure 36 show, per slice, timing diagrams for both write and read accesses. These figures do not include the \_x section, which refers to either slice A or B, even though this is implied. Signal names and functions are summarized in Table 26 and follow the general ORCA Series 4 naming conventions.

Logic 2K x 36 Memory 2K x 36 Memory D\_x[35:0] (SRAM A) (SRAM B) CKW\_x CSWA x Side A / **Write Ports** Side B CSWB\_x **Write Selects** Data AW\_x[10:0] Parity BYTEWN\_x[3] BW[35,31:24] BYTEWN\_x[2] BW[34,23:16] BYTEWN\_x[1] BW[33,15:8] BYTEWN x[0] BW[32,7:0] 4K x 36 **Memory Slice** (1 of 2) Q\_x[35:0] 36 **RAM Block** CKR\_x **Read Selects Read Ports** CSR\_x

Figure 34. Block Diagram, Embedded Core Memory Slice

**FPGA** 

Figure 35. Minimum Timing Specs for Memory Blocks-Write Cycle (-1 Speed Grade)





Figure 36. Minimum Timing Specs for Memory Blocks-Read Cycle (-1 Speed Grade)



In Table 26, an input refers to a signal flowing into the embedded core and an output refers to a signal flowing out of the embedded core.

Table 26. Embedded Memory Slice Core/FPGA Interface Signal Description

FPGA/Embedded Core Interface Signal Name]	Input (I) to or Output (O) from Core	Signal Description
Memory Slice Interface Signal	S	
D_[A:B][35:0]	I	Data in—memory slice [A:B]
CKW_[A:B]	I	Write clock—memory slice [A:B].
CSWA_[A:B]	I	Write chip select for SRAM A—memory slice [A:B].
CSWB_[A:B]	I	Write chip select for SRAM B—memory slice [A:B].
AW_[A:B][10:0]	I	Write address—memory slice [A:B].
BYTEWN_[A:B][3:0]	I	Write control pins for byte-at-a-time write-memory slice [A:B].
Q_[A:B][35:0]	0	Data out—memory slice [A:B].
CKR_[A:B]	I	Read clock—memory slice [A:B].
CSR_[A:B]	I	Read chip select—memory slice [A:B]. CSR_[A:B]= 0 selects SRAM A. CSR_[A:B]= 1 selects SRAM B.
AR_[A:B][10:0]	I	Read address—memory slice [A:B].

# **Memory Maps**

## **Definition of Register Types**

The SERDES blocks within the ORT42G5 and ORT82G5 cores have a set of status and control registers for SERDES operation. There is also other group of status and control registers which are implemented outside the SERDES, which are related to the SERDES and other functional blocks in the FPSC core. (Addresses for the control and status registers for the FPGA portion of the device are detailed in the ORCA Series 4 FPGAs data sheet, which also describes the functions of those registers).

# **ORT42G5 Memory Map**

Each ORT42G5 SERDES block has two independent channels. Each channel is identified by both a quad identifier, A or B, and a channel identifier, C or D. (This naming convention follows that of the ORT82G5.) The registers in ORT42G5 are 8-bit memory locations, which can be classified into Status Register and Control Register.

### **Status Register**

Read-only register to convey the status information of various operations within the FPSC core. An example is the state of the XAUI link-state-machine.

#### **Control Register**

Read-write register to set up the control inputs that define the operation of the FPSC core.

Reserved addresses for the FPSC register blocks are shown in Table 29.

Table 27. Structural Register Elements

Address (0x)	Description
300xx	SERDES A, internal registers.
301xx	SERDES B, internal registers.
308xx	Channel A [C or D] registers (external to SERDES blocks).
309xx	Channel B [C or D] registers (external to SERDES blocks).
30A0x	Global registers (external to SERDES blocks).

Table 28 details the memory map for the FPSC portion of the ORT42G5 device. In both Table 29 and Table 28, the addresses are given as 18-bit hexadecimal (18'h) values. The address may be sourced either through the Micro-Processor Interface or a User Master Interface. The Micro-Processor Interface (MPI) address bus is a 32-bit bus

which follows the Power PC convention where address bit 0 is the MSb and address bit 31 is the LSb. The MPI maps bits MPI\_ADDR[14:31] to bits [17:0] of the system address bus. The User Master Interface (UMI) has an 18-bit address bus and uses the opposite notation, where address line 17 is the MSb and address line 0 is the LSb. The UMI maps bits um\_addr[17:0] to bits [17:0] of the system address bus. Because of the address mapping done by the MPI and UMI, the same hexadecimal address value is valid for both interfaces.

The UMI, internal and microprocessor interface data buses have both 32-bit data and 4-bit parity fields and the data fields are mapped 1:1 to each other, i.e., bit 0 is bit 0 for all three buses. The bit ordering is specific to the targeted functional block. In the memory map, only bits [0:7] are specified and the convention followed for sub-field descriptions is to map the bits in the description directly to the bit order given in the bit column. For example, to select channel C as the source for the transmit and receive clocks, the register at location 30A00 should have bits 0, 2, 4 and 6 set to zero and bits 1, 3, 5 and 7 set to one.

In the example in the previous paragraph, the bits being set are control bits and are independent of the MSb/LSb convention used. The resulting bit pattern 01010101 maps to the hexadecimal value AA if the left-most bit is considered the LSb and to 55 if the right-most bit is considered the LSb. In some cases, however, the data represents the value of a specific parameter, such as a size or threshold level, and the value may be stored at more than one address location, since each location can hold only 8 bits of data. For a given register, either the MSb or the LSb bit position is specified explicitly in the memory map. If the parameter value extends over multiple register locations, the relative bit or byte ordering is also specified. For additional information on the MPI and the system bus, see Technical Note TN1017, ORCA Series 4 MPI/System Bus.

Table 28. ORT42G5 Memory Map

(0x) Absolute Address	Bit	Name	Reset Value (0x)	Description
SERDES Ala	rm Re	gisters (Read Only, Cle	ar on R	ead), xx = [AC, AD, BC or BD]
30020 - AC	[0]	Reserved	00	Reserved
30030 - AD 30120 - BC	[1]	LKI_xx		Receive PLL Lock Indication, Channel xx. LKI_xx = 1 indicates the receive PLL is locked.
30130 - BD	[2]	Not used		Reserved
	[3]	Not used		Reserved
	[4:7]	Not used		Not used
SERDES Ala	rm Ma	sk Registers (Read/Wr	ite), xx :	[AC, AD, BC or BD]
30021 - AC	[0]	Reserved	FF	Reserved, must be set to 1. Set to 1 on device reset.
30031 - AD	[1]	MLKI_xx		Mask Receive PLL Lock Indication, Channel xx.
30121 - BC	[2]	Reserved		Reserved. Must be set to 1. Set to 1 on device reset.
30131 - BD	[3]	Reserved		Reserved. Must be set to 1. Set to 1 on device reset.
	[4]	Reserved		Reserved. Must be set to 1. Set to 1 on device reset.
	[5]	Reserved		Reserved. Must be set to 1. Set to 1 on device reset.
	[6]	Reserved		Reserved. Must be set to 1. Set to 1 on device reset.
	[7]	Reserved		Reserved. Must be set to 1. Set to 1 on device reset.

Table 28. ORT42G5 Memory Map (Continued)

(0x)			Reset		
Absolute Address	Bit	Name	Value	Description	
			(0x)	Description  I Configuration Registers (Read/Write), xx = [AC, AD, BC or BD]	
30022 - AC	[0]	TXHR_xx	00	Transmit Half Rate Selection Bit, Channel xx. When TXHR_xx = 1,	
30032 - AD 30122 - BC 30132 - BD	[O]			HDOUT_xx's baud rate = (REFCLK[A:B]*10) and TCK78[A:B] =(REF-CLK[A:B]/4); when TXHR_xx=0, HDOUT_xx's baud rate = (REF-CLK[A:B]*20) and TCK78[A:B]=(REFCLK[A:B]/2). TXHR_xx = 0 on device reset.	
	[1]	PWRDNT_xx		Transmit Powerdown Control Bit, Channel xx. When PWRDNT_xx = 1, sections of the transmit hardware are powered down to conserve power. PWRDNT_xx = 0 on device reset.	
	[2]	PE0_xx		Transmit Preemphasis Selection Bit 0, Channel xx. PE0_xx and PE1_xx	
	[3]	PE1_xx		select one of three preemphasis settings for the transmit section.  PEO_xx=PE1_xx = 0, Preemphasis is 0%  PEO_xx=1, PE1_xx = 0 or PEO_xx=0, PE1_xx = 1, Preemphasis is 12.5%  PEO_xx=PE1_xx = 1, Preemphasis is 25%.  PEO_xx=PE1_xx = 0 on device reset.	
	[4] HAMP_xx	HAMP_xx		Transmit Half Amplitude Selection Bit, Channel xx. When HAMP_xx = 1, the transmit output buffer voltage swing is limited to half its normal amplitude. Otherwise, the transmit output buffer maintains its full voltage swing. HAMP_xx = 0 on device reset.	
	[5]	Reserved		Reserved. Must be set to 0. Set to 0 on device reset.	
	[6]	Reserved		Reserved	
	[7]	8b10bT_xx		Transmit 8b/10b Encoder Enable Bit, Channel xx. When $8b10bT_xx = 1$ , the $8b/10b$ encoder in the transmit path is enabled. Otherwise, the data is passed unencoded. $8b10bT_xx = 0$ on device reset.	
30023 - AC 30033 - AD 30123 - BC 30133 - BD	[0]	RXHR_xx	20	Receive Half Rate Selection Bit, Channel xx. When RXHR_xx =1, HDIN_xx's baud rate = (REFCLK[A:B]*10) and RCK78[A:B]=(REFCLK[A:B]/4); when RXHR_xx=0, HDIN_xx's baud rate = (REFCLK[A:B]*20) and RCK78[A:B]=(REFCLK/2). RXHR_xx = 0 on device reset.	
	[1]	PWRDNR_xx		Receiver Power Down Control Bit, Channel xx. When PWRDNR_xx = 1, sections of the receive hardware are powered down to conserve power. PWRDNR_xx = 0 on device reset.	
	[2]	Reserved		Reserved. Set to 1 on device reset.	
	[3]	8b10bR_xx		Receive $8b/10b$ Decoder Enable Bit, Channel xx. When $8b10bR = 1$ , the $8b/10b$ decoder in the receive path is enabled. Otherwise, the data is passed undecoded. $8b10bR_x = 0$ on device reset.	
	[4]	LINKSM_xx			Link State Machine Enable Bit, Channel xx. When LINKSM_xx = 1, the receiver Fiber Channel link state machine is enabled. Otherwise, the Fibre Channel link state machine is disabled.  Note: LINKSM_xx is ignored when XAUI_MODE_xx=1. LINKSM_xx = 0 on device reset.
	[5:7]	Not used		Not used.	

Table 28. ORT42G5 Memory Map (Continued)

(0x) Absolute			Reset Value	
Address	Bit	Name	(0x)	Description
SERDES Co	mmon	Transmit and Receive	Channe	Configuration Registers (Read/Write), xx = [AC, AD, BC or BD]
30024 - AC	[0]	Reserved	See	Reserved, must be 0. Set to 0 on device reset.
30034 - AD 30124 - BC 30134 - BD	30124 - BC	MASK_xx	Bit Desc.	Transmit and Receive Alarm Mask Bit, Channel xx. When MASK_xx = 1, the transmit and receive alarms of a channel are prevented from generating an interrupt (i.e., they are masked or disabled). The MASK_xx bit overrides the individual alarm mask bits in the Alarm Mask Registers. MASK_xx = 1 on device reset.
	[2]	SWRST_xx		Transmit and Receive Software Reset Bit, Channel xx. When SWRST_ss = 1, this bit provides the same function as the hardware reset, except that all configuration register settings are unaltered. This is not a self-clearing bit. Once set, this bit must be manually set and cleared. SWRST = 0 on device reset.
	[3:6]	Not used	]	Not used
	[7]	TESTEN_xx	-	Transmit and Receive Test Enable Bit, Channel xx. When TESTEN_xx = 1, the transmit and receive sections are placed in test mode. The TestMode_[A:B][4:0] bits in the Global Control Registers specify the particular test, and must also be set.  Note: When the global test enable bit GTESTEN_[A:B] = 0, the individual channel test enable bits are used to selectively place a channel in test or normal mode. When GTESTEN_[A:B] = 1, all channels in a block are set to test mode regardless of their TESTEN setting. TESTEN_xx = 0 on device reset.
SERDES GIO	bal Co	ontrol Registers (Read	Write) -	Act on Both Channels in SERDES Block A or SERDES Block B.
30005 - A	[0]	Reserved		Reserved, must be 0. Set to 0 on device reset.
30105 - B	[1]	GMASK_[A:B]	Bit Desc.	Global Mask. When GMASK_[A:B] = 1, the transmit and receive alarms of both channels in the SERDES block are prevented from generating an interrupt (i.e., they are masked or disabled). The GMASK_[A:B] bit overrides the individual MASK_xx bits. GMASK_[A:B] = 1 on device reset.
	[2]	GSWRST_[A:B]		Software reset bit. The GSWRST_[A:B] bit provides the same function as the hardware reset for the transmit and receive sections of both channels, except that the device configuration settings are not affected when GSWRST_[A:B] is asserted. This is not a self-clearing bit. Once set, this bit must be manually set and cleared. The GSWRST_[A:B] bit overrides the individual SWRST_xx bits. GSWRST_[A:B] = 0 on device reset.
	[3]	GPWRDNT_[A:B]		Powerdown Transmit Function. When GPWRDNT_[A:B] = 1, sections of the transmit hardware for both channels are powered down to conserve power. The GPWRDNT_[A:B] bit overrides the individual PWRDNT_xx bits. GPWRDNT_[A:B] = 0 on device reset.
	[4]	GPWRDNR_[A:B]		Powerdown Receive Function. When GPWRDNR_[A:B] = 1, sections of the receive hardware for both channels are powered down to conserve power. The GPWRDNR_[A:B] bit overrides the individual PWRDNR_xx bits. GPWRDNR_[A:B] = 0 on device reset.
	[5]	Reserved	]	Reserved, 1 on device reset.
	[6]	Not used		Not used
	[7]	GTESTEN_[A:B]		Test Enable Control. When GTESTEN_[A:B] = 1, the transmit and receive sections of both channels are placed in test mode. The GTESTEN_[A:B] bit overrides the individual TESTEN_xx bits. GTESTEN_[A:B] = 0 on device reset.
30006 - A	[0:4]	TestMode[A:B]	00	Test Mode - See Test Mode section for settings
30106 - B	[5]	Not used		Not used
	[6:7] R	Reserved		Reserved

Table 28. ORT42G5 Memory Map (Continued)

(0x) Absolute Address	Bit	Name	Reset Value (0x)	Description
Control Reg		(Read/Write), xx=[AC,		or BD]
30800 - Ax	[0]	_	00	Reserved for future use
30900 - Bx	[1]	_		Reserved for future use
	[2]	ENBYSYNC_xC		ENBYSYNC_xC= 1 Enables Receiver Byte Synchronization for Channel xC. ENBYSYNC_xC = 0 on device reset.
	[3]	ENBYSYNC_xD		ENBYSYNC_xD = 1 Enables Receiver Byte Synchronization for Channel xA. ENBYSYNC_xD = 0 on device reset.
	[4]	_		Reserved for future use
	[5]	_		Reserved for future use
	[6]	LCKREFN_xC		LCKREFN_xC = 0 Locks the receiver PLL to reference clock for Channel xC.  LCKREFN_xC = 1 = Locks the receiver to data for Channel xx.  NOTE: When LCKREFN_xx = 0, the corresponding LKI_xx bit is also 0.  LCKREFN_xC = 0 on device reset.
	[7]	LCKREFN_xD		LCKREFN_xD = 0 Locks the receiver PLL to reference clock for Channel xD.  LCKREFN_xD = 1 = Locks the receiver to data for Channel xA.  NOTE: When LCKREFN_xx = 0, the corresponding LKI_xx bit is also 0.  LCKREFN_xD = 0 on device reset.
30801 - Ax	[0]	_	00	Reserved for future use
30901 - Bx	[1]	_		Reserved for future use
	[2]	LOOPENB_xC		Enable Loopback Mode for Channel xC. When LOOPEN_xC=1, the transmitter high-speed output is looped back to the receiver high-speed input. This mode is similar to high-speed loopback mode enabled by TESTMODE_xx except that LOOPEN_xx disables the high-speed serial output. LOOPEN_xC=0 on device reset.
	[3]	LOOPENB_xD		Enable Loopback Mode for Channel xD. When LOOPEN_xD=1, the transmitter high-speed output is looped back to the receiver high-speed input. This mode is similar to high-speed loopback mode enabled by TESTMODE_xx except that LOOPEN_xx disables the high-speed serial output. LOOPEN_xD=0 on device reset.
	[4]	_		Reserved for future use
	[5]	_		Reserved for future use
	[6]	NOWDALIGN_xC		Word Align Disable Bit. When NOWDALIGN_xC=1, receiver word alignment is disabled for Channel xC. NOWDALIGN_xC=0 on device reset.
	[7]	NOWDALIGN_xD		Word Align Disable Bit. When NOWDALIGN_xD=1, receiver word alignment is disabled for Channel xD. NOWDALIGN_xD=0 on device reset.

Table 28. ORT42G5 Memory Map (Continued)

(0x)			Reset	
Absolute Address	Bit	Name	Value (0x)	Description
30810 - Ax	[0]]	_	00	Reserved for future use
30910 - Bx	[1]	_		Reserved for future use
	[2]	DOWDALIGN_xC		Word Realign Bit. When DOWDALIGN_xC transitions from 0 to 1, the receiver realigns on the next comma character for Channel xC. NOWDALIGN_xC=0 on device reset.
	[3]	DOWDALIGN_xC		Word Realign Bit. When DOWDALIGN_xC transitions from 0 to 1, the receiver realigns on the next comma character for Channel xC. NOWDALIGN_xC=0 on device reset.
	[4]	_		Reserved for future use. Set to zero.
	[5]	_		Reserved for future use. Set to zero.
	[6]	FMPU_STR_EN _xC		Enable multi-channel alignment for Channel xC. When FMPU_STR_EN _xC = 0, Channel xC is not part of a multi-channel alignment group When FMPU_STR_EN _xC = 1, Channel xC is part of a twin channel alignment (SERDES block A or B) or quad channel alignment (both SERDES blocks) group.
	[7] FMPU_STR_EN _xD		Enable multi-channel alignment for Channel xD. When FMPU_STR_EN _xD = 0, Channel xD is not part of a multi-channel alignment group When FMPU_STR_EN _xD = 1, Channel xD is part of a twin channel alignment (SERDES block A or B) or quad channel alignment (both SERDES blocks) group.	
30811 - Ax 30911 - Bx	[0:7]	FMPU_SYNMODE_ [A:B]	00	Sync mode for block [A:B]  00000000 = No channel alignment  00001010 = Twin channel alignment, SERDES block [A:B]  00001111 = Quad channel alignment (both SERDES blocks)
30820 - Ax 30920 - Bx	[0]	_	00	Reserved for future use.
	[1]	_		Reserved for future use.
	[2]	FMPU_RESYNC1_xC		Resync a Single Channel. When FMPU_RESYNC1_xC transitions from 0 to 1, the corresponding channel xC is resynchronized (the write and read pointers are reset). FMPU_STR_EN_xC=0 on device reset.
	[3]	FMPU_RESYNC1_xD		Resync a Single Channel. When FMPU_RESYNC1_xD transitions from 0 to 1, the corresponding channel xD is resynchronized (the write and read pointers are reset). FMPU_STR_EN_xD=0 on device reset.
	[4]	_		Reserved for future use.
	[5]	FMPU_RESYNC2[A:B]		Resync a Twin-Channel Group. When FMPU_RESYNC2[A:B] transitions from a 0 to a 1, the corresponding twin-channel group is resynchronized. FMPU_RESYNC2[A:B]=0 on device reset.
	[6]	_		Reserved for future use.
	[7]	XAUI_MODE[A:B]		Controls use of XAUI link state machine in place of Fibre-Channel state machine. When XAUI_MODE[A:B]=1, both channels in the SERDES block enable their XAUI link state machines. (LINKSM_xx bits are ignored). XAUI_MODE[A:B]=0 on device reset.
30821 - A 30921 - B	[0]	NOCHALGN [A:B]	00	Bypass channel alignment. NOCHALGN [A:B] =1 causes bypassing of multi-channel alignment FIFOs for the corresponding SERDES quad. NOCHALGN [A:B] =0 on device reset.
	[1:7]	_		Reserved for future use.

Table 28. ORT42G5 Memory Map (Continued)

(0x) Absolute			Reset Value	
Address	Bit	Name	(0x)	Description
30933	[0:3]	_	00	Reserved for future use.
	[4:5]	_		Reserved for future use.
	[6]	_		Reserved for future use.
	[7]	_		Reserved for future use.
Status Regis	sters (F	Read Only, Clear on Re	ad), xx =	[AC, AD, BC or BD]
30804 - Ax	[0:1]	_	00	Reserved for future use.
30904 - Bx	[2:3]	_	1	Reserved for future use.
	[4:5]	XAUISTAT_xC		XAUI Status Register. Status of XAUI link state machine for Channel xC 00 – No synchronization, 10 – Synchronization done, 11 – Not used, 01 – no_comma (see XAUI state machine) and at least one CV detected. XAUISTAT_xC[0:1] = 00 on device reset.
	[6:7]	XAUISTAT_xD		XAUI Status Register. Status of XAUI link state machine for Channel xD 00 – No synchronization, 10 – Synchronization done, 11 – Not used, 01 – no_comma (see XAUI state machine) and at least one CV detected. XAUISTAT_xD[0:1] = 00 on device reset.
30805 - Ax	[0]]	_	00	Reserved for future use.
30905 - Bx	[1]	_	1	Reserved for future use.
	[2]	DEMUXWAS_xC	-	Status of Word Alignment. When DEMUX_WAS_xC=1, word alignment is achieved for Channel xC. DEMUX_WAS_xC=0 on device reset.
	[3]	DEMUXWAS_xD		Status of Word Alignment. When DEMUX_WAS_xD=1, word alignment is achieved for Channel xD. DEMUX_WAS_xD=0 on device reset.
	[4]	_	]	Reserved for future use.
	[5]	_	1	Reserved for future use.
	[6]	CH24_SYNC_xC		Status of Channel Alignment. When CH24_SYNC_xC=1, multi-channel alignment is achieved for Channel xC. CH24_SYNC_xC=0 on device reset.
	[7]	CH24_SYNC_xD		Status of Channel Alignment. When CH24_SYNC_xD=1, multi-channel alignment is achieved for Channel xD. CH24_SYNC_xD=0 on device reset.
30814 - A	[0]	_	00	Reserved for future use.
30914 - B	[1]	SYNC2_[A:B]_OVFL		Multi-Channel Overflow Status. When SYNC2_[A:B]_OVFL=1, twin channel synchronization FIFO overflow has occurred. SYNC2_[A:B]_OVFL=0 on device reset.
	[2:3]	_	1	Reserved for future use.
	[4]	SYNC2_[A:B]_OOS		Multi-Channel Out-Of-Sync Status. When SYNC2_[A:B]_OOS=1, twin channel synchronization has failed. SYNC2_[A:B]_OOS=0 on device reset.
	[5:7]	_	1	Reserved for future use.

# Table 28. ORT42G5 Memory Map (Continued)

(0x)			Reset			
Absolute			Value			
Address	Bit	Name	(0x)	Description		
Common Co		Registers (Read/Write)				
30A00	[0:1]	TCKSELA	00	Transmit Clock Select. Controls source of 78 MHz TCK78 for SERDES quad A 01 = Channel AC 11 = Channel AD		
	[2:3]	RCKSELA		Receive Clock Select. Controls source of 78 MHz RCK78 for SERDES quad A 01 = Channel AC 11 = Channel AD		
	[4:5]	TCKSELB		Transmit Clock Select. Controls source of 78 MHz TCK78 for SERDES quad B 01 = Channel BC 11 = Channel BD		
	[6:7]	RCKSELB		Receive Clock Select. Controls source of 78 MHz RCK78 for SERDES quad B 01 = Channel BC 11 = Channel BD		
30A01	[0:4]	_	00	Reserved for future use		
	[5:7]	RX_FIFO_MIN		LSb's for the threshold for low address in RX_FIFOs. RX_FIFO_MIN, Bit 5 is LSb.*		
30A02	[0:1]	RX_FIFO_MIN	00	MSb's for the threshold for low address in RX_FIFOs. RX_FIFO_MIN, Bit 1 is MSb.*		
	[2]	FMPU_RESYNC4		Resynchronize a four-channel group. When FPMPU_RESYNC4 transitions from 0 to 1, the entire four-channel group is resynchronized. FMPU_RESYNC4 = 0 on device reset		
T	[3:7]	_		Reserved for future use		
Common Status Registers						
30A03	[0]	SYNC4_OVFL	00	Read-Only Multi-Channel Overflow Status. When SYNC4_OVFL=1, 4-channel synchronization FIFO overflow has occurred. SYNC4_OVFL=0 on device reset.		
	[1]	SYNC4_OOS		Read-Only Multi-Channel Out-Of-Sync Status. When SYNC4_OOS=1, 4-channel synchronization has failed. SYNC4_OOS=0 on device reset.		
	[2:7]	_		Reserved for future use.		

<sup>\*</sup> Useful values for RX\_FIFO\_MIN [0:4] are 0 to 17(decimal)

## **ORT82G5 Memory Map**

Each ORT82G5 SERDES block has eight independent channels. Each channel is identified by both a quad identifier, A or B, and a channel identifier, A, B, C or D. The registers in ORT82G5 are 8-bit memory locations, which can be classified into Status Register and Control Register.

#### **Status Register**

Read-only register to convey the status information of various operations within the FPSC core. An example is the state of the XAUI link-state-machine.

### **Control Register**

Read-write register to set up the control inputs that define the operation of the FPSC core.

Reserved addresses for the FPSC register blocks are shown in Table 29.

Table 29. Structural Register Elements

Address (0x)	Description				
300xx	SERDES A, internal registers.				
301xx	SERDES B, internal registers.				
308xx	Channel A [A:D] registers (external to SERDES blocks).				
309xx	Channel B [A:D] registers (external to SERDES blocks).				
30A0x	Global registers (external to SERDES blocks).				

Table 30 details the memory map for the FPSC portion of the ORT82G5 device. In both Table 29 and Table 30, the addresses are given as 18-bit hexadecimal (18'h) values. The address may be sourced either through the Microprocessor interface or a User Master Interface. The MicroProcessor Interface (MPI) address bus is a 32-bit bus which follows the Power PC convention where address bit 0 is the MSb and address bit 31 is the LSb. The MPI maps bits MPI\_ADDR[14:31] to bits [17:0] of the system address bus. The User Master Interface (UMI) has an 18-bit address bus and uses the opposite notation, where address line 17 is the MSb and address line 0 is the LSb. The UMI maps bits um\_addr[17:0] to bits [17:0] of the system address bus. Because of the address mapping done by the MPI and UMI, the same hexadecimal address value is valid for both interfaces.

The UMI, internal and microprocessor interface data buses have both 32-bit data and 4-bit parity fields and the data fields are mapped 1:1 to each other, i.e., bit 0 is bit 0 for all three buses. The bit ordering is specific to the targeted functional block. In the memory map, only bits [0:7] are specified and the convention followed for sub-field descriptions is to map the bits in the description directly to the bit order given in the bit column. For example, to select channel C as the source for the transmit and receive clocks, the register at location 30A00 should have bits 0, 2, 4 and 6 set to zero and bits 1, 3, 5 and 7 set to one.

In the example in the previous paragraph, the bits being set are control bits and are independent of the MSb/LSb convention used. The resulting bit pattern 01010101 maps to the hexadecimal value AA if the left-most bit is considered the LSb and to 55 if the right-most bit is considered the LSb. In some cases, however, the data represents the value of a specific parameter, such as a size or threshold level, and the value may be stored at more than one address location, since each location can hold only 8 bits of data. For a given register, either the MSb or the LSb bit position is specified explicitly in the memory map. If the parameter value extends over multiple register locations, the relative bit or byte ordering is also specified. For additional information on the MPI and the system bus, see Technical Note TN1017, ORCA Series 4 MPI/System Bus.

# Table 30. ORT82G5 Memory Map

(0x) Absolute Address	Bit	Name	Reset Value (0x)	Description		
	SERDES Alarm Registers (Read Only), xx=[AA,,BD]					
30000 - AA	[0]	Reserved	00	Reserved		
30010 - AB 30020 - AC	[1]	LKI_xx		Receive PLL Lock Indication, Channel xx. LKI_xx = 1 indicates the receive PLL is locked.		
30030 - AD	[2]	Reserved		Reserved		
30100 - BA	[3]	Reserved		Reserved		
30110 - BB 30120 - BC 30130 - BD	[4:7]	Not used		Not used		
SERDES Ala	rm Mask R	egisters (Read/Wr	ite), xx=[	AA,,BD]		
30001 - AA	[0]	Reserved	FF	Reserved, must be set to 1. Set to 1 on device reset.		
30011 - AB 30021 - AC	[1]	MLKI_xx		Mask Receive PLL Lock Indication, Channel xx.		
30021 - AC	[2]	Reserved		Reserved, must be set to 1. Set to 1 on device reset.		
	[3]	Reserved		Reserved, must be set to 1. Set to 1 on device reset.		
30101 - BA 30111 - BB	[4]	Reserved		Reserved, must be set to 1. Set to 1 on device reset.		
30121 - BC	[5]	Reserved		Reserved, must be set to 1. Set to 1 on device reset.		
30131 - BD	[6]	Reserved		Reserved, must be set to 1. Set to 1 on device reset.		
	[7]	Reserved		Reserved, must be set to 1. Set to 1 on device reset.		
SERDES Co	mmon Tran	smit and Receive	Channel	Configuration Registers (Read/Write), xx=[AA,,BD]		
30002 - AA 30012 - AB 30022 - AC 30032 - AD 30102 - BA 30112 - BB 30122 - BC	[0]	TXHR_xx	00	Transmit Half Rate Selection Bit, Channel xx. When TXHR_xx = 1, HDOUT_xx's baud rate = (REFCLK[A:B]*10) and TCK78[A:B] = (REFCLK[A:B]/4); when TXHR_xx=0, HDOUT_xx's baud rate = (REFCLK[A:B]*20) and TCK78[A:B]=(REFCLK[A:B]/2). TXHR_xx = 0 on device reset.		
	[1]	PWRDNT_xx		Transmit Powerdown Control Bit, Channel xx. When PWRDNT_xx = 1, sections of the transmit hardware are powered down to conserve power. PWRDNT_xx = 0 on device reset.		
30132 - BD	[2]	PE0_xx		Transmit Preemphasis Selection Bit 0, Channel xx. PE0_xx and PE1_xx select one of three preemphasis settings for the transmit section. PE0_xx=PE1_xx = 0, Preemphasis is 0% PE0_xx=1, PE1_xx = 0 or PE0_xx=0, PE1_xx = 1, Preemphasis is 12.5% PE0_xx=PE1_xx = 1, Preemphasis is 25%. PE0_xx=PE1_xx = 0 on device reset.		
	[3]	PE1_xx				
	[4]	HAMP_xx		Transmit Half Amplitude Selection Bit, Channel xx. When HAMP_xx = 1, the transmit output buffer voltage swing is limited to half its normal amplitude. Otherwise, the transmit output buffer maintains its full voltage swing. HAMP_xx = 0 on device reset.		
	[5]	Reserved		Reserved. Must be set to 0. Set to 0 on device reset.		
	[6]	Reserved		Reserved		
	[7]	8b10bT_xx		Transmit 8b/10b Encoder Enable Bit, Channel xx. When 8b10bT_xx = 1, the 8b/10b encoder in the transmit path is enabled. Otherwise, the data is passed unencoded. 8b10bT_xx = 0 on device reset.		

Table 30. ORT82G5 Memory Map (Continued)

(0x) Absolute Address	Bit	Name	Reset Value (0x)	Description
30003 - AA 30013 - AB 30023 - AC 30033 - AD	[0]	RXHR_xx	20	Receive Half Rate Selection Bit, Channel xx. When RXHR_xx =1, HDIN_xx's baud rate = (REFCLK[A:B]*10) and RCK78[A:B]=(REFCLK[A:B]/4); when RXHR_xx=0, HDIN_xx's baud rate = (REFCLK[A:B]*20) and RCK78[A:B]=(REFCLK/2). RXHR_xx = 0 on device reset.
30103 - BA 30113 - BB 30123 - BC 30133 - BD	[1]	PWRDNR_xx		Receiver Power Down Control Bit, Channel xx. When PWRDNR_xx = 1, sections of the receive hardware are powered down to conserve power. PWRDNR_xx = 0 on device reset.
00100 BB	[2]	Reserved		Reserved. Set to 1 on device reset.
	[3]	8b10bR_xx		Receive 8b/10b Decoder Enable Bit, Channel xx. When 8b10bR = 1, the 8b/10b decoder in the receive path is enabled. Otherwise, the data is passed undecoded. 8b10bR_xx = 0 on device reset.
	[4]	LINKSM_xx		Link State Machine Enable Bit, Channel xx. When LINKSM_xx = 1, the receiver Fiber Channel link state machine is enabled. Otherwise, the Fibre Channel link state machine is disabled.  Note: LINKSM_xx is ignored when XAUI_MODE_xx=1. LINKSM_xx = 0 on device reset.
	[5:7]	Not used		Not used.
SERDES Co	mmon Tran	smit and Receive (	Channel	Configuration Registers (Read/Write), xx=[AA,,BD]
30004 - AA	[0]	Reserved	See bit descrip.	Reserved, must be set to 0. Set to 0 on device reset.
30014 - AB 30024 - AC 30034 - AD 30104 - BA 30114 - BB	[1]	MASK_xx		Transmit and Receive Alarm Mask Bit, Channel xx. When MASK_xx = 1, the transmit and receive alarms of a channel are prevented from generating an interrupt (i.e., they are masked or disabled). The MASK_xx bit overrides the individual alarm mask bits in the Alarm Mask Registers. MASK_xx = 1 on device reset.
30124 - BC 30134 - BD	[2]	SWRST_xx		Transmit and Receive Software Reset Bit, Channel xx. When SWRST_ss = 1, this bit provides the same function as the hardware reset, except that all configuration register settings are unaltered. This is not a self-clearing bit. Once set, this bit must be manually set and cleared. SWRST = 0 on device reset.
	[3:6]	Not used		Not used. 0 on reset.
	[7]	TESTEN_xx		Transmit and Receive Test Enable Bit, Channel xx. When TESTEN_xx = 1, the transmit and receive sections are placed in test mode. The TestMode_[A:B][4:0] bits in the Global Control Registers specify the particular test, and must also be set.  Note: When the global test enable bit GTESTEN_[A:B] = 0, the individual channel test enable bits are used to selectively place a channel in test or normal mode. When GTESTEN_[A:B] = 1, all channels are set to test mode regardless of their TESTEN setting. TESTEN_xx = 0 on device reset.

Table 30. ORT82G5 Memory Map (Continued)

(0x) Absolute			Reset Value	
Address	Bit	Name	(0x)	Description
SERDES GIO	bal Control	Registers (Read V	Vrite) Ac	t on all Four Channels in SERDES Quad A or SERDES Quad B.
30005 - A	[0]	Reserved	See	Reserved, must be set to 0. Set to 0 on device reset.
30105 - B	[1]	GMASK_[A:B]	bit descrip.	Global Mask. When GMASK_[A:B] = 1, the transmit and receive alarms of all channels in the SERDES quad are prevented from generating an interrupt (i.e., they are masked or disabled). The GMASK_[A:B] bit overrides the individual MASK_xx bits. GMASK_[A:B] = 1 on device reset.
	[2]	GSWRST_[A:B]		Software reset bit. The GSWRST_[A:B] bit provides the same function as the hardware reset for the transmit and receive sections of all four channels, except that the device configuration settings are not affected when GSWRST_[A:B] is asserted. This is not a self-clearing bit. Once set, this bit must be manually set and cleared. The GSWRST_[A:B] bit overrides the individual SWRST_xx bits. GSWRST_[A:B] = 0 on device reset.
	[3]	GPWRDNT_[A:B]		Powerdown Transmit Function. When GPWRDNT_[A:B] = 1, sections of the transmit hardware for all four channels of are powered down to conserve power. The GPWRDNT_[A:B] bit overrides the individual PWRDNT_xx bits. GPWRDNT_[A:B] = 0 on device reset.
	[4]	GPWRDNR_[A:B]		Powerdown Receive Function. When GPWRDNR_[A:B] = 1, sections of the receive hardware for all four channels are powered down to conserve power. The GPWRDNR_[A:B] bit overrides the individual PWRDNR_xx bits. GPWRDNR_[A:B] = 0 on device reset.
	[5]	Reserved		Reserved, 1 on device reset.
	[6]	Not used		Not used. 0 on reset.
	[7]	GTESTEN_[A:B]		Test Enable Control. When GTESTEN_[A:B] = 1, the transmit and receive sections of all four channels are placed in test mode. The GTESTEN_[A:B] bit overrides the individual TESTEN_xx bits. GTESTEN_[A:B] = 0 on device reset.
30006 - A	[0:4]	TestMode[A:B]	00	TestMode - See Test Mode section for settings
30106 - B	[5]	Not used		Not used
	[6:7]	Reserved		Reserved
Control Regi	isters (Read	//Write), xx=[AA,,	BD]	
30800 - Ax 30900 - Bx	[0]xA [1]xB [2]xC [3]xD	ENBYSYNC_xx	00	ENBYSYNC_xx = 1 Enables Receiver Byte Synchronization for Channel xx. ENBYSYNC_xx = 0 on device reset.
	[4]xA [5]xB [6]xC [7]xD	LCKREFN_xx		LCKREFN_xx = 0 Locks the receiver PLL to ref reference clock for Channel xx.  LCKREFN_xx =1 = Locks the receiver to data for Channel xx.  NOTE: When LCKREFN_xx = 0, the corresponding LKI_xx bit is also 0.  LCKREFN_xx = 0 on device reset.
30801 - Ax 30901 - Bx	[0]xA [1]xB [2]xC [3]xD	LOOPENB_xx		Enable Loopback Mode for Channel xx. When LOOPEN_xx=1, the transmitter high-speed output is looped back to the receiver high-speed input. This mode is similar to high-speed loopback mode enabled by TESTMODE_xx except that LOOPEN_xx disables the high-speed serial output. LOOPEN_xx=0 on device reset.
	[4]xA [5]xB [6]xC [7]xD	NOWDALIGN_xx		Word Align Disable Bit. When NOWDALIGN_xx=1, receiver word alignment is disabled for Channel xx. NOWDALIGN_xx=0 on device reset.

Table 30. ORT82G5 Memory Map (Continued)

(0x) Absolute			Reset Value			
Address	Bit	Name	(0x)	Description		
30810 - Ax 30910 - Bx	[0]xA [1]xB [2]xC [3]xD	DOWDALIGN_xx	00	Word Realign Bit. When DOWDALIGN_xx transitions from 0 to 1, the receiver realigns on the next comma character for Channel xx. NOWDALIGN_xx=0 on device reset.		
	[4]xA [5]xB [6]xC [7]xD	FMPU_STR_EN _xx		Enable multi-channel alignment for Channel xx. When FMPU_STR_EN_xx=1, the corresponding channel participates in multi-channel alignment. FMPU_STR_EN_xx=0 on device reset.		
30811 - Ax 30911 - Bx	[0:1] xA [2:3] xB [4:5] xC [6:7] xD	FMPU_SYNMOD E_xx[0:1]	00	Sync mode for xx 00 = No channel alignment 10 = Twin channel alignment 01 = Quad channel alignment 11 = Eight channel alignment		
30820 - Ax 30920 - Bx	[0]xA [1]xB [2]xC [3]xD	FMPU_RESYNC1 _xx	00	Resync a Single Channel. When FMPU_RESYNC1_xx transitions from 0 to 1, the corresponding channel is resynchronized (the write and read pointers are reset). FMPU_STR_EN_xx=0 on device reset.		
	[4] xA & xB [5] xC & xD	FMPU_RESYNC2 _x[1:2]		Resync a Pair of Channels. When FMPU_RESYNC2_[A:B][1:2] transitions from a 0 to a 1, the corresponding channel pair is resynchronized. FFMPU_RESYNC2_[A:B][1:2]=0 on device reset.		
	[6]	FMPU_RESYNC4 [A:B]		Resync a Four-Channel Group. When FMPU_RESYNC4[A:B] transitions from a 0 to a 1, the corresponding four-channel group is resynchronized. FMPU_RESYNC4[A:B]=0 on device reset.		
	[7]	XAUI_MODE[A:B]		Controls use of XAUI link state machine in place of Fibre-Channel state machine. When XAUI_MODE[A:B]=1, all four channels in the SERDES quad enable their XAUI link state machines. (LINKSM_xx bits are ignored). XAUI_MODE[A:B]=0 on device reset.		
30821 - A 30921 - B	[0]	NOCHALGN [A:B]	00	Bypass channel alignment. NOCHALGN [A:B] =1 causes bypassing of multi-channel alignment FIFOs for the corresponding SERDES quad. NOCHALGN [A:B] =0 on device reset.		
	[1:7]	Reserved for future use.				
30933	[0:3]	Reserved for future				
	[4:5]	SCHAR_CHAN[0: 1]	00	Select channel to test  00 = Channel BA  10 = Channel BB  01 = Channel BC  11 = Channel BD		
	[6]	SCHAR_TXSEL		1=Select TX option 0=Select RX option		
	[7]	SCHAR_ENA		1=Enable Characterization of SERDES B		
Status Registers (Read Only), xx=[AA,,BD]						
30804 - Ax 30904 - Bx	[0:1] xA [2:3] xB [4:5] xC [6:7] xD	XAUISTAT_xx[0:1]	00	XAUI Status Register. Status of XAUI link state machine for Channel xx 00 – No synchronization. 10 – Synchronization done. 11 – Not used. 01 – no_comma (see XAUI state machine) and at least one CV detected XAUISTAT_xx[0:1] = 00 on device reset.		

Table 30. ORT82G5 Memory Map (Continued)

(0x) Absolute Address	Bit	Name	Reset Value (0x)	Description			
30805 - Ax 30905 - Bx	[0]xA [1]xB [2]xC [3]xD	DEMUXWAS_xx	00	Status of Word Alignment. When DEMUX_WAS_xx=1, word alignment is achieved for Channel xx. DEMUX_WAS_xx=0 on device reset.			
	[4]xA [5]xB [6]xC [7]xD	CH248_SYNC_xx		Status of Channel Alignment. When CH248_SYNC_xx=1, multi-channel alignment is achieved for Channel xx. CH248_SYNC_xx=0 on device reset.			
30814 - Ax 30914 - Bx	[0] xA & AB [1] xC & xD	SYNC2_[A:B][1:2] OVFL	00	Multi-Channel Overflow Status. When SYNC2_[A:B][1:2]OVFL=1, dual-channel synchronization FIFO overflow has occurred. SYNC2_[A:B][1:2]OVFL=0 on device reset.			
	[2]	SYNC4_ [A:B]OVFL		Multi-Channel Overflow Status. When SYNC4_[A:B]OVFL=1, quad-channel synchronization FIFO overflow has occurred. SYNC4_[A:B]OVFL=0 on device reset.			
	[3] xA & AB [4] xC & xD	SYNC2_[A:B][1:2] OOS		Multi-Channel Out-Of-Sync Status. When SYNC2_[A:B][1:2] OOS=1, dual-channel synchronization has failed. SYNC2_[A:B][1:2] OOS=0 on device reset.			
	[5]	SYNC4_[A:B]_OO S		Multi-Channel Out-Of-Sync Status. When SYNC4_[A:B]_OOS=1, quad-channel synchronization has failed. SYNC4_[A:B]_OOS=0 on device reset.			
	[6:7] Reserved for future use.						
Common Co	ntrol Regist	ters (Read/Write)					
30A00	[0:1]	TCKSELA	00	Transmit Clock Select. Controls source of 78 MHz TCK78 for SERDES quad A 00 = Channel AA 10 = Channel AB 01 = Channel AC 11 = Channel AD			
	[2:3	RCKSELA		Receive Clock Select. Controls source of 78 MHz RCK78 for SEDRES quad A 00 = Channel AA 10 = Channel AB 01 = Channel AC 11 = Channel AD			
	[4:5]	TCKSELB		Transmit Clock Select. Controls source of 78 MHz TCK78 for SERDES quad B 00 = Channel BA 10 = Channel BB 01 = Channel BC 11 = Channel BD			
	[6:7]	RCKSELB		Receive Clock Select. Controls source of 78 MHz RCK78 for SERDES quad B 00 = Channel BA 10 = Channel BB 01 = Channel BC 11 = Channel BD			
30A01	[0:4]		00	Reserved for future use			
	[5:7]	RX_FIFO_MIN		LSb's for the threshold for low address in RX_FIFOs. RX_FIFO_MIN, Bit 5 is LSb. Useful values for RX_FIFO_MIN [0:4] are 0 to 17(decimal).			

Table 30. ORT82G5 Memory Map (Continued)

(0x) Absolute Address	Bit	Name	Reset Value (0x)	Description
30A02	[0:1]	RX_FIFO_MIN	00	MSb's for the threshold for low address in RX_FIFOs. RX_FIFO_MIN, Bit 1 is MSb. Useful values for RX_FIFO_MIN [0:4] are 0 to 17(decimal).
	[2]	FMPU_RESYNC8		Resynchronizes all 8 channels when it transitions from 0 to 1. Status is a 0 on device reset.
	[3:7]	_		Reserved for future use.
Common Sta	atus Regist	ers xx=[AA,,BD]		
30A03	[0]	SYNC8_OVFL	00	Read-Only Multi-Channel Overflow Status. When SYNC8_OVFL=1, 8-channel synchronization FIFO overflow has occurred. SYNC8_OVFL=0 on device reset.
	[1]	SYNC8_OOS		Read-Only Multi-Channel Out-Of-Sync Status. When SYNC8_OOS=1, 8-channel synchronization has failed. SYNC8_OOS=0 on device reset.
	[2:7]	Reserved for future	use.	


### Recommended Board-level Clocking for the ORT42G5 and ORT82G5

#### Option 1: Asynchronous Reference Clocks Between Rx and Tx Devices

Each board that uses the ORT42G5 or ORT82G5 as a transmit or receive device will have its own local reference clock as shown in Figure 37. Figure 37 shows the ORT82G5 device on the switch card receiving data on two of its channels from a separate source. Data tx1 is transmitted from a tx device with refclk1 as the reference clock and Data tx2 is transmitted from a tx device with refclk2 as the reference clock. Receive channel AA locks to the incoming data tx1 and receive channel AB locks to the incoming data tx2.

The advantage of this clocking scheme is the fact that it is not necessary to distribute a reference clock (typically 156 MHz for 10GE and 155.52 MHz for OC-192 applications) across a backplane.

Figure 37. Asynchronous Clocking Between Rx and Tx Devices




## Option 2: Synchronous Reference Clocks to Rx and Tx Devices

In this type of clocking, a single reference clock is distributed to all receive and transmit devices in a system (Figure 38). This distributed clocking scheme will permit maximum flexibility in the usage of transmit and receive channels in the current silicon such as:

- All transmit and receive channels can be used within any quad in receive channel alignment or alignment bypass mode.
- In channel alignment mode, each receive channel operates on its own independent clock domain.

The disadvantage with this scheme is the fact that it is difficult to distribute a 156 MHz reference clock across a backplane. This may require expensive clock driver chips on the board to drive clocks to different destinations within the specified jitter limits for the reference clock.

Figure 38. Distributed Reference Clock to Rx And Tx Devices



## **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of this data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

The ORCA Series 4 FPSCs include circuitry designed to protect the chips from damaging substrate injection currents and to prevent accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use to avoid exposure to excessive electrical stress.

Parameter	Symbol	Min.	Max.	Unit
Storage Temperature	T <sub>STG</sub>	<b>- 65</b>	150	°C
	V <sub>DD33</sub>	- 0.3	4.2	V
Power Supply Voltage with Respect to Ground	$V_{DDIO}$	- 0.3	4.2	V
one supply tenage min recopes to cream	V <sub>DD15,</sub> V <sub>DD_ANA,</sub> V <sub>DDGB</sub>	_	2.0	V
Input Signal with Respect to Ground	V <sub>IN</sub>	V <sub>SS</sub> – 0.3	$V_{DD}IO + 0.3$	V
Signal Applied to High-impedance Output	_	V <sub>SS</sub> – 0.3	$V_{DD}IO + 0.3$	V
Maximum Package Body (Soldering) Temperature	_	_	220	°C

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Unit
Power Supply Voltage with Respect to Ground <sup>1</sup>	V <sub>DD33</sub>	3.0	3.6	V
l ower supply voltage with riespect to dround	V <sub>DD15</sub>	1.425	1.575	V
Input Voltages	V <sub>IN</sub>	$V_{SS} - 0.3$	V <sub>DDIO</sub> + 0.3	V
Junction Temperature	T <sub>J</sub>	- 40	125	°C
SERDES Supply Voltage	$V_{DD\_ANA,} V_{DDGB}$	1.425	1.575	V
SERDES CML I/O Supply Voltage	$V_{DDIB}, V_{DDOB}$	1.425	1.89	V

For FPGA Recommended Operating Conditions and Electrical Characteristics, see the Recommended Operating Conditions and Electrical Characteristics tables in the ORCA Series 4 FPGA data sheet (OR4E04) and the ORCA Series 4 I/O Buffer Technical Note. FPSC Standby Currents (IDDSB15 and IDDSB33) are tested with the Embedded Core in the powered down state.

# **SERDES Electrical and Timing Characteristics**

Table 31. Absolute Maximum Ratings

Parameter	Conditions	Max. <sup>1</sup>	Units
	SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 1.25 Gbit/s	195	mW
ORT82G5 Power	SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 2.50 Gbit/s	210	mW
Dissipation	SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 3.125 Gbit/s	225	mW
	8b/10b Encoder/Decoder (per Channel)	50	mW
	SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 1.25 Gbit/s	265	mW
ORT42G5 Power	SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 2.50 Gbit/s	275	mW
Dissipation	SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 3.125 Gbit/s	295	mW
	8b/10b Encoder/Decoder (per Channel)	50	mW

<sup>1.</sup> With all channels operating, 1.575V supply.

### **High Speed Data Transmitter**

Table 32 specifies serial data output buffer parameters measured on devices with typical and worst case process parameters and over the full range of operation conditions.

Table 32. Serial Output Timing and Levels (CML I/O)

Parameter	Min.	Тур.	Max.	Units
Rise Time (20%—80%)	50	80	110	ps
Fall Time (80%—20%)	50	80	110	ps
Common Mode	VDDOB - 0.30	VDDOB - 0.25	VDDOB - 0.15	V
Differential Swing (Full Amplitude) <sup>1</sup>	600	700	1000	mVp-p
Differential Swing (Half Amplitude) <sup>1</sup>	300	350	500	mVp-p
Output Load (external)	_	86	_	Ω

<sup>1.</sup> Differential swings measured at the end of 3 inches of FR-4 and 12 inches of coax cable.

Transmitter output jitter is a critical parameter to systems with high speed data links. Table 33 and Table 34 specify the transmitter output jitter for typical and worst case devices over the full range of operating conditions.

Table 33. Channel Output Jitter (3.125 Gbps)

Parameter	Device	Min.	Typ. <sup>1</sup>	Max. <sup>1</sup>	Units
Deterministic	ORT42G5	_	0.12	0.21	Ulp-p
Deterministic	ORT82G5	_	0.12	0.16	Ulp-p
Random	ORT42G5	_	0.05	0.10	Ulp-p
nandom	ORT82G5	_	0.05	0.08	Ulp-p
Total <sup>2, 3</sup>	ORT42G5	_	0.17	0.31	Ulp-p
Total	ORT82G5	_	0.17	0.24	Ulp-p

<sup>1.</sup> With PRBS 2^7-1 data pattern, all channels operating, FPGA logic active, REFCLK jitter of 30 ps., 0°C to 85°C, 1.425V to 1.575V supply.

Table 34. Channel Output Jitter (2.5 Gbps)

Parameter	Device	Min.	Typ.¹	Max. <sup>1</sup>	Units
Deterministic	ORT42G5	_	0.11	0.13	Ulp-p
Deterministic	ORT82G5	_	0.11	0.13	Ulp-p
Random	ORT42G5	_	0.05	0.14	Ulp-p
nanuom	ORT82G5	_	0.05	0.07	Ulp-p
Total <sup>2, 3</sup>	ORT42G5	_	0.16	0.27	Ulp-p
Ισιαι	ORT82G5	_	0.16	0.20	Ulp-p

<sup>1.</sup> With PRBS 2^7-1 data pattern, all channels operating, FPGA logic active, REFCLK jitter of 30 ps., 0°C to 85°C, 1.425V to 1.575V supply.

<sup>2.</sup> Wavecrest SIA-3000 instrument used to measure one-sigma (rms) random jitter component value. This value is multiplied by 14 to provide the peak-to-peak value that corresponds to a BER of 10<sup>-12</sup>.

<sup>3.</sup> Total jitter measurement performed with Wavecrest SIA-3000 at a BER of 10<sup>-12</sup>. See instrument documentation and other Wavecrest publications for a detailed discussion of jitter types included in this measurement.

<sup>2.</sup> Wavecrest SIA-3000 instrument used to measure one-sigma (rms) random jitter component value. This value is multiplied by 14 to provide the peak-to-peak value that corresponds to a BER of 10<sup>-12</sup>.

<sup>3.</sup> Total jitter measurement performed with Wavecrest SIA-3000 at a BER of 10<sup>-12</sup>. See instrument documentation and other Wavecrest publications for a detailed discussion of jitter types included in this measurement.

### **High Speed Data Receiver**

Table 35 specifies receiver parameters measured on devices with worst case process parameters and over the full range of operation conditions.

Table 35. External Data Input Specifications

Parameter	Conditions	Min.	Тур.	Max.	Units
Input Data			•		
Stream of Nontransitions	8b/10b encode/decode off	_	_	72	Bits
Sensitivity (differential), worst-case <sup>1</sup>	3.125 Gbps	80	_	_	mVp-p
Input Levels <sup>2</sup>	_	V <sub>SS</sub> - 0.3	_	$V_{DD\_ANA} + 0.3$	V
Internal Buffer Resistance (Each input to VDDIB)	_	40	50	60	Ω
PLL Lock Time <sup>3</sup>	_	_	_	Note 2	_

<sup>1.</sup> With PRBS 2^7-1 data pattern, all channels operating, FPGA logic active, REFCLK jitter of 30 ps., Ta = 0°C to 85°C, 1.425V to 1.575V supply.

#### **Input Data Jitter Tolerance**

A receiver's ability to tolerate incoming signal jitter is very dependent on jitter type. High speed serial interface standards have recognized the dependency on jitter type and have recently modified specifications to indicate tolerance levels for different jitter types as they relate to specific protocols (e.g XAUI, FC, Infiniband etc.). Sinusoidal jitter is considered to be a worst case jitter type. Table 36 shows receiver specifications with 10 MHz sinusoidal jitter injection. XAUI specific jitter tolerance measurements were measured in a separate experiment detailed in technical note TN1032, SERDES Test Chip Jitter, and are not reflected in these results.

Table 36. Receiver Sinusoidal Jitter Tolerance Specifications

Parameter	Conditions	Max.	Unit
Input Data			
Jitter Tolerance @3.125Gbps, Typical	600 mV diff eye <sup>1</sup>	0.75	UIP-P
Jitter Tolerance @3.125Gbps, Worst case	600 mV diff eye <sup>1</sup>	0.65	UIP-P
Jitter Tolerance @2.5Gbps,Typical	600 mV diff eye <sup>1</sup>	0.79	UIP-P
Jitter Tolerance @2.5Gbps, Worst case	600 mV diff eye <sup>1</sup>	0.67	UIP-P

<sup>1.</sup> With PRBS 2^7-1 data pattern, all channels operating, FPGA logic active, REFCLK jitter of 30 ps., Ta = 0°C to 85°C, 1.425V to 1.575V supply. Jitter measured with a Wavecrest SIA-3000.

<sup>2.</sup> Input level min + (input peak to peak swing)/2 ≤ common mode input voltage ≤ input level max - (input peak to peak swing)/2

<sup>3.</sup> The ORT42G5 and ORT82G5 SERDES receiver performs four levels of synchronization on the incoming serial data stream, providing first bit, then byte (character), then channel (32-bit word), and finally optional multi-channel alignment as described in TN1025. The PLL Lock Time is the time required for the CDR PLL to lock to the transitions in the incoming high-speed serial data stream. If the PLL is unable to lock to the serial data stream, it instead locks to REFCLK to stabilize the voltage-controlled oscillator (VCO), and periodically switches back to the serial data stream to again attempt synchronization.

### **Input Eye-Mask Characterization**

Figure 39. provides an eye-mask characterization of the SERDES receiver input. The eye-mask is specified below for two different eye-mask heights. It provides guidance on a number of input parameters, including signal amplitude and rise time limits, noise and jitter limits, and P and N input skew tolerance. Almost all detrimental characteristics of transmit signal and the interconnection link design result in eye-closure. This, combined with the eye-opening limitations of the line receiver, can provide a good indication of a link's ability to transfer data error-free.

The Clock and Data Recovery (CDR) portion of the ORT42G5 and ORT82G5 SERDES receiver has the ability to filter incoming signal jitter that is below the clock recovery PLL bandwidth (about 3 MHz). The eye-mask specifications of Table 37 are for jitter frequencies above the PLL bandwidth of the CDR, which is a worst case condition. When jitter occurs at frequencies below the PLL bandwidth, the receiver jitter tolerance is significantly better. For this case error-free data detection can occur even with a completely closed eye-mask.

Figure 39. Receive Data Eye-Diagram Template (Differential)




Table 37. Receiver Eye-Mask Specifications<sup>1</sup>

Parameter	Conditions	Value	Unit
Input Data			
Eye Opening Width (H)@ 3.125Gbps	V=175 mV diff <sup>1</sup>	0.55	UIP-P
Eye Opening Width (T)@ 3.125Gbps	V=175 mV diff <sup>1</sup>	0.15	UIP-P
Eye Opening Width (H)@ 3.125Gbps	V=600 mV diff <sup>1</sup>	0.35	UIP-P
Eye Opening Width (T)@ 3.125Gbps	V=600 mV diff <sup>1</sup>	0.10	UIP-P
Eye Opening Width (H)@ 2.5Gbps	V=175 mV diff <sup>1</sup>	0.42	UIP-P
Eye Opening Width (T)@ 2.5Gbps	V=175 mV diff <sup>1</sup>	0.15	UIP-P
Eye Opening Width (H)@ 2.5Gbps	V=600 mV diff <sup>1</sup>	0.33	UIP-P
Eye Opening Width (T)@ 2.5Gbps	V=600 mV diff <sup>1</sup>	0.10	UIP-P

<sup>1.</sup> With PRBS 2^7-1 data pattern, 10 MHz sinusoidal jitter, all channels operating, FPGA logic active, REFCLK jitter of 30 ps., TA = 0°C to 85°C, 1.425V to 1.575V supply.

#### **External Reference Clock**

The external reference clock selection and its interface are a critical part of system applications for this product. Table 38 specifies reference clock requirements, over the full range of operating conditions. The designer is encourage to read TN1040, *SERDES Reference Clock*, which discusses various aspects of this system element and its interconnection.

Table 38. Reference Clock Specifications (REFCLKP and REFCLKN)

Parameter	Min.	Тур.	Max.	Units
Frequency Range	60	_	185	MHz
Frequency Tolerance <sup>1</sup>	-350	_	350	ppm
Duty Cycle (Measured at 50% Amplitude Point)	40	50	60	%
Rise Time	_	500	1000	ps
Fall Time	_	500	1000	ps
P–N Input Skew	_	_	75	ps
Differential Amplitude	500	800	2 x VDDIB	mVp-p
Common Mode Level	Vsingle-ended/2	0.75	VDD15 - (Vsingle-ended/2)	V
Single-Ended Amplitude	250	400	VDDIB	mVp-p
Input Capacitance (at REFCLKP)	_	_	5	pF
Input Capacitance (at REFCLKN)	_	_	5	pF

<sup>1.</sup> This specification indicates the capability of the high speed receiver CDR PLL to acquire lock when the reference clock frequency and incoming data rate are not synchronized.

## **Embedded Core Timing Characteristics**

Table 39 summarizes the end-to-end latencies through the embedded core for the various modes. All latencies are given in clock cycles for system clocks at half the REFCLK\_[A:B] frequency. For a REFCLK\_[A:B] of 156.25 MHz, a system clock cycle is 6.4 ns.

Table 39. Signal Latencies, Embedded Core

Operating Mode	Signal Latency (max.)
Transmit Path	5 clock cycles
Receive Path	
Multi-Channel Alignment Bypassed <sup>1</sup>	4.5 clock cycles
With Multi-Channel Alignment <sup>1</sup>	13.5-22.5 clock cycles

<sup>1.</sup> With multi-channel alignment, the latency is largest when the skew between channels is at the maximum that can be correctly compensated for (18 clock cycles). The latency specified in the table is for data from the channel received first.

# **Pin Descriptions**

This section describes the pins found on the Series 4 FPGAs. Any pin not described in this table is a user-programmable I/O. During configuration, the user-programmable I/Os are 3-stated with an internal pull-up resistor. If any pin is not used (or not bonded to a package pin), it is also 3-stated with an internal pull-up resistor after configuration. The pin descriptions in Table and throughout this data sheet show active-low signals with an overscore. The package pinout tables that follow, show this as a signal ending with \_N. For example  $\overline{\text{LDC}}$  and  $\overline{\text{LDC}}$ N are equivalent.

Table 40. Pin Descriptions

Symbol	I/O	Description				
Dedicated Pins						
VDD33	-	3.3V positive power supply. This power supply is used for 3.3V configuration RAMs and internal PLLs. When using PLLs, this power supply should be well isolated from all other power supplies on the board for proper operation.				
VDD15	_	1.5V positive power supply for internal logic.				
VDDIO	_	Positive power supply used by I/O banks.				
Vss	_	Ground.				
PTEMP	I	Temperature sensing diode pin. Dedicated input.				
RESET	I	During configuration, RESET forces the restart of configuration and a pull-up is enabled. After configuration, RESET can be used as a general FPGA input or as a direct input, which causes all PLC latches/FFs to be asynchronously set/reset.				
	0	In the master and asynchronous peripheral modes, CCLK is an output which strobes configuration data in.				
CCLK	I	In the slave or readback after configuration, CCLK is input synchronous with the data on DIN or D[7:0]. CCLK is an output for daisy-chain operation when the lead device is in master, peripheral, or system bus modes.				
	I	As an input, a low level on DONE delays FPGA start-up after configuration. <sup>1</sup>				
DONE	0	As an active-high, open-drain output, a high level on this signal indicates that configuration is complete. DONE has an optional pull-up resistor.				
PRGRM	I	PRGRM is an active-low input that forces the restart of configuration and resets the boundary-scan circuitry. This pin always has an active pull-up.				
RD_CFG	I	This pin must be held high during device initialization until the INIT pin goes high. This pin always has an active pull-up. During configuration, RD_CFG is an active-low input that activates the TS_ALL function and 3-states all of the I/O. After configuration, RD_CFG can be selected (via a bit stream option) to activate the TS_ALL function as described above, or, if readback is enabled via a bit stream option, a high-to-low transition on RD_CFG will initiate readback of the configuration data, including PFU output states, starting with frame address 0.				
RD_DATA/TDO	0	RD_DATA/TDO is a dual-function pin. If used for readback, RD_DATA provides configuration data out. If used in boundary-scan, TDO is test data out.				
CFG_IRQ/MPI_IRQ	0	During JTAG, slave, master, and asynchronous peripheral configuration assertion on this CFG_IRQ (active-low) indicates an error or errors for block RAM or FPSC initialization. MPI active-low interrupt request output, when the MPI is used.				
LVDS_R		Reference resistor connection for controlled impedance termination of Series 4 FPGA LVDS inputs.				
Special-Purpose Pins						
M[3:0]	I	During powerup and initialization, M0—M3 are used to select the configuration mode with their values latched on the rising edge of INIT. During configuration, a pull-up is enabled.				
	I/O	After configuration, these pins are user-programmable I/O.1				
PLL_CK[0:7][TC]	I	Semi-dedicated PLL clock pins. During configuration they are 3-stated with a pull up.				
	I/O	These pins are user-programmable I/O pins if not used by PLLs after configuration.				
P[TBLR]CLK[1:0][TC]	I	Pins dedicated for the primary clock. Input pins on the middle of each side with differential pairing.				
	I/O	After configuration these pins are user programmable I/O, if not used for clock inputs.				

# Table 40. Pin Descriptions (Continued)

Symbol	I/O	Description
TDI, TCK, TMS	I	If boundary-scan is used, these pins are test data in, test clock, and test mode select inputs. If boundary-scan is not selected, all boundary-scan functions are inhibited once configuration is complete. Even if boundary-scan is not used, either TCK or TMS must be held at logic 1 during configuration. Each pin has a pull-up enabled during configuration.
	I/O	After configuration, these pins are user-programmable I/O if boundary scan is not used.1
RDY/BUSY/RCLK	0	During configuration in asynchronous peripheral mode, RDY/RCLK indicates another byte can be written to the FPGA. If a read operation is done when the device is selected, the same status is also available on D7 in asynchronous peripheral mode. During the master parallel configuration mode, RCLK is a read output signal to an external memory. This output is not normally used.
	I/O	After configuration this pin is a user-programmable I/O pin.1
HDC	0	High During Configuration is output high until configuration is complete. It is used as a control output, indicating that configuration is not complete.
	I/O	After configuration, this pin is a user-programmable I/O pin.1
LDC	0	Low During Configuration is output low until configuration is complete. It is used as a control output, indicating that configuration is not complete.
	I/O	After configuration, this pin is a user-programmable I/O pin. <sup>1</sup>
INIT	I/O	INIT is a bidirectional signal before and during configuration. During configuration, a pull-up is enabled, but an external pull-up resistor is recommended. As an active-low open-drain output, INIT is held low during power stabilization and internal clearing of memory. As an active-low input, INIT holds the FPGA in the wait-state before the start of configuration.  After configuration, this pin is a user-programmable I/O pin. <sup>1</sup>
<u>CS0</u> , CS1	I	$\overline{\text{CSO}}$ and CS1 are used in the asynchronous peripheral, slave parallel, and microprocessor configuration modes. The FPGA is selected when $\overline{\text{CSO}}$ is low and CS1 is high. During configuration, a pull-up is enabled.
	I/O	After configuration, if MPI is not used, these pins are user-programmable I/O pins.1
RD/MPI_STRB	I	RD is used in the asynchronous peripheral configuration mode. A low on RD changes D[7:3] into a status output. WR and RD should not be used simultaneously. If they are, the write strobe overrides.  This pin is also used as the MPI data transfer strobe. As a status indication, a high indicates ready, and a low indicates busy.
WR/MPI_RW	I	$\overline{WR}$ is used in asynchronous peripheral mode. A low on $\overline{WR}$ transfers data on D[7:0] to the FPGA. In MPI mode, a high on MPI_RW allows a read from the data bus, while a low causes a write transfer to the FPGA.
	I/O	After configuration, if the MPI is not used, WR/MPI_RW is a user-programmable I/O pin.1
PPC_A[14:31]	l	During MPI mode the PPC_A[14:31] are used as the address bus driven by the PowerPC bus master utilizing the least-significant bits of the PowerPC 32-bit address.
MPI_BURST	I	MPI_BURST is driven low to indicate a burst transfer is in progress in MPI mode. Driven high indicates that the current transfer is not a burst.
MPI_BDIP	I MPI_BDIP is driven by the PowerPC processor in MPI mode. Assertion of this pin indicates the second beat in front of the current one is requested by the master. Negated before the bur transfer ends to abort the burst data phase.	
MPI_TSZ[0:1]	I	MPI_TSZ[0:1] signals are driven by the bus master in MPI mode to indicate the data transfer size for the transaction. Set 01 for byte, 10 for half-word, and 00 for word.
A[21:0]	0	During master parallel mode A[21:0] address the configuration EPROMs up to 4M bytes.
, η <u>ς</u> 1.0]	I/O	If not used for MPI these pins are user-programmable I/O pins after configuration.1
MPI_ACK	0	In MPI mode this is driven low indicating the MPI received the data on the write cycle or returned data on a read cycle.
	I/O	If not used for MPI these pins are user-programmable I/O pins after configuration.1

### Table 40. Pin Descriptions (Continued)

Symbol	I/O	Description
MPI_CLK	I	This is the PowerPC synchronous, positive-edge bus clock used for the MPI interface. It can be a source of the clock for the Embedded System Bus. If MPI is used this will be the AMBA bus clock.
	I/O	If not used for MPI these pins are user-programmable I/O pins after configuration.1
MPI_TEA	0	A low on the MPI transfer error acknowledge indicates that the MPI detects a bus error on the internal system bus for the current transaction.
	I/O	If not used for MPI these pins are user-programmable I/O pins after configuration.1
MDI DTDV	0	This pin requests the MPC860 to relinquish the bus and retry the cycle.
MPI_RTRY	I/O	If not used for MPI these pins are user-programmable I/O pins after configuration.1
	I/O	Selectable data bus width from 8, 16, 32-bit in MPI mode. Driven by the bus master in a write transaction and driven by MPI in a read transaction.
D[0:31]	I	D[7:0] receive configuration data during master parallel, peripheral, and slave parallel configuration modes when $\overline{\text{WR}}$ is low and each pin has a pull-up enabled. During serial configuration modes, D0 is the DIN input.
	0	D[7:3] output internal status for asynchronous peripheral mode when $\overline{RD}$ is low.
	I/O	After configuration, if MPI is not used, the pins are user-programmable I/O pins.1
DP[0:3]	I/O	Selectable parity bus width in MPI mode from 1, 2, 4-bit, DP[0] for D[0:7], DP[1] for D[8:15], DP[2] for D[16:23], and DP[3] for D[24:31].  After configuration, if MPI is not used, the pins are user-programmable I/O pin. <sup>1</sup>
DIN	I	During slave serial or master serial configuration modes, DIN accepts serial configuration data synchronous with CCLK. During parallel configuration modes, DIN is the D0 input. During configuration, a pull-up is enabled.
	I/O	After configuration, this pin is a user-programmable I/O pin.1
DOUT	0	During configuration, DOUT is the serial data output that can drive the DIN of daisy-chained slave devices. Data out on DOUT changes on the rising edge of CCLK.
	I/O	After configuration, DOUT is a user-programmable I/O pin.1
TESTCFG (ORT82G5 only)	I	During configuration this pin should be held high, to allow configuration to occur. A pull up is enabled during configuration.
(Ortrozas orily)	I/O	After configuration, TESTCFG is a user programmable I/O pin.1

<sup>1.</sup> The FPGA States of Operation section in the ORCA Series 4 FPGAs data sheet (ORT82G5 only) contains more information on how to control these signals during start-up. The timing of DONE release is controlled by one set of bit stream options, and the timing of the simultaneous release of all other configuration pins (and the activation of all user I/Os) is controlled by a second set of options.

This section describes device I/O signals to/from the embedded core.

Table 41. FPSC Function Pin Descriptions

Symbol	I/O	Description			
Common Signals for Both SER	DES Qua	d A and B			
PASB_RESETN	I	Active low reset for the embedded core. All non-SERDES specific registers (addresses 308***, 309***, 30A***) in the embedded core are not reset.1			
PASB_TRISTN	I	Active low 3-state for embedded core output buffers.1			
PASB_PDN	I	Active low power down of all SERDES blocks and associated I/Os.1			
PASB_TESTCLK	I	Clock input for BIST and loopback test.1			
PBIST_TEST_ENN	I	Selection of PASB_TESTCLK input for BIST test.1			
PLOOP_TEST_ENN	I	Selection of PASB_TESTCLK input for loopback test.1			
PMP_TESTCLK	I	Clock input for microprocessor in test mode.1			
PMP_TESTCLK_ENN	I	Selection of PMP_TESTCLK in test mode.1			
PSYS_DOBISTN	I	Input to start BIST test.1			
PSYS_RSSIG_ALL	0	Output result of BIST test.			
SERDES Quad A and B Pins					
REFCLKN_A	I	CML reference clock input—SERDES quad A.			
REFCLKP_A	I	CML reference clock input—SERDES quad A.			
REFCLKN_B	1	CML reference clock input—SERDES quad B.			
REFCLKP_B	I	CML reference clock input—SERDES quad B.			
REXT_A	_	Reference resistor – SERDES quad A.			
REXT_B	_	Reference resistor – SERDES quad B.			
REXTN_A	_	Reference resistor – SERDES quad A 3.32 K W $\pm$ 1% resistor must be connected across REXT_B and REXTN_B. This resistor should handle a current of 300 $\mu$ A.			
REXTN_B	_	Reference resistor – SERDES quad B. A 3.32 K $\Omega$ ± 1% resistor must be connected across REXT_B and REXTN_B. This register should handle a current of 300 $\mu$ A			
HDINN_AA (ORT82G5 only)	I	High-speed CML receive data input – SERDES quad A, channel A.			
HDINP_AA (ORT82G5 only)	I	High-speed CML receive data input – SERDES quad A, channel A.			
HDINN_AB (ORT82G5 only)	I	High-speed CML receive data input – SERDES quad A, channel B.			
HDINP_AB (ORT82G5 only)	I	High-speed CML receive data input – SERDES quad A, channel B.			
HDINN_AC	I	High-speed CML receive data input – SERDES quad A, channel C.			
HDINP_AC	I	High-speed CML receive data input – SERDES quad A, channel C.			
HDINN_AD	I	High-speed CML receive data input – SERDES quad A, channel D.			
HDINP_AD	I	High-speed CML receive data input – SERDES quad A, channel D.			
HDINN_BA (ORT82G5 only)	I	High-speed CML receive data input – SERDES quad B, channel A.			
HDINP_BA (ORT82G5 only)	I	High-speed CML receive data input – SERDES quad B, channel A.			
HDINN_BB (ORT82G5 only)	I	High-speed CML receive data input – SERDES quad B, channel B.			
HDINP_BB (ORT82G5 only)	I	High-speed CML receive data input – SERDES quad B, channel B.			
HDINN_BC	I	High-speed CML receive data input – SERDES quad B, channel C.			
HDINP_BC	I	High-speed CML receive data input – SERDES quad B, channel C.			
HDINN_BD	I	High-speed CML receive data input – SERDES quad B, channel D.			
HDINP_BD	I	High-speed CML receive data input – SERDES quad B, channel D.			
SERDES quad A and B Pins					
HDOUTN_AA (ORT82G5 only)	0	High-speed CML transmit data output – SERDES quad A, channel A.			
HDOUTP_AA (ORT82G5 only)	0	High-speed CML transmit data output – SERDES quad A, channel A.			
HDOUTN_AB (ORT82G5 only)	0	High-speed CML transmit data output – SERDES quad A, channel B.			

Table 41. FPSC Function Pin Descriptions (Continued)

Symbol	I/O	Description
HDOUTP_AB (ORT82G5 only)	0	High-speed CML transmit data output – SERDES quad A, channel B.
HDOUTN_AC	0	High-speed CML transmit data output – SERDES quad A, channel C.
HDOUTP_AC	0	High-speed CML transmit data output – SERDES quad A, channel C.
HDOUTN_AD	0	High-speed CML transmit data output – SERDES quad A, channel D.
HDOUTP_AD	0	High-speed CML transmit data output – SERDES quad A, channel D.
HDOUTN_BA (ORT82G5 only)	0	High-speed CML transmit data output – SERDES quad B, channel A.
HDOUTP_BA (ORT82G5 only)	0	High-speed CML transmit data output – SERDES quad B, channel A.
HDOUTN_BB (ORT82G5 only)	0	High-speed CML transmit data output – SERDES quad B, channel B.
HDOUTP_BB (ORT82G5 only)	0	High-speed CML transmit data output – SERDES quad B, channel B.
HDOUTN_BC	0	High-speed CML transmit data output – SERDES quad B, channel C.
HDOUTP_BC	0	High-speed CML transmit data output – SERDES quad B, channel C.
HDOUTN_BD	0	High-speed CML transmit data output – SERDES quad B, channel D.
HDOUTP_BD	0	High-speed CML transmit data output – SERDES quad B, channel D.
Power and Ground		
VDDIB_AA (ORT82G5 only)	_	1.8V/1.5V power supply for high-speed serial input buffers.
VDDIB_AB (ORT82G5 only)	_	1.8V/1.5V power supply for high-speed serial input buffers.
VDDIB_AC	_	1.8V/1.5V power supply for high-speed serial input buffers.
VDDIB_AD	_	1.8V/1.5V power supply for high-speed serial input buffers.
VDDIB_BA (ORT82G5 only)	_	1.8V/1.5V power supply for high-speed serial input buffers.
VDDIB_BB (ORT82G5 only)	_	1.8V/1.5V power supply for high-speed serial input buffers.
VDDIB_BC	_	1.8V/1.5V power supply for high-speed serial input buffers.
VDDIB_BD	_	1.8V/1.5V power supply for high-speed serial input buffers.
VDDOB_AA (ORT82G5 only)	_	1.8V/1.5V power supply for high-speed serial output buffers.
VDDOB_AB (ORT82G5 only)	_	1.8V/1.5V power supply for high-speed serial output buffers.
VDDOB_AC	_	1.8V/1.5V power supply for high-speed serial output buffers.
VDDOB_AD	_	1.8V/1.5V power supply for high-speed serial output buffers.
VDDOB_BA (ORT82G5 only)	_	1.8V/1.5V power supply for high-speed serial output buffers.
VDDOB_BB (ORT82G5 only)	_	1.8V/1.5V power supply for high-speed serial output buffers.
VDDOB_BC	_	1.8V/1.5V power supply for high-speed serial output buffers.
VDDOB_BD	_	1.8V/1.5V power supply for high-speed serial output buffers.
VDDGB_A	_	1.5V guard band power supply.
VDDGB_B	_	1.5V guard band power supply.
VDD_ANA	_	1.5V power supply for SERDES analog receive and transmit circuitry.

<sup>1.</sup> Should be externally connected on board to 3.3V pull-up resistor.

## Power Supplies for ORT42G5 AND ORT82G5

### **Power Supply Descriptions**

Table shows the ORT42G5 and ORT82G5 FPGA and embedded core power supply groupings. VDD33 Is a 3.3V positive power supply used for 3.3V configuration RAMs and internal PLLs. When using PLLs, this power supply should be well isolated from all other power supplies on the board for proper operation. The five VDDIO supplies are positive power supply used by the FPGA I/O banks. The 1.5 volt digital power supplies are used for the FPGA and the embedded core transmit and receive digital logic including the microprocessor logic. The 1.5 volt analog power supply is used for high-speed analog circuitry in the embedded core between the I/O buffers and the digital logic. The RX input buffer power supplies are used to power the input (receive) buffers. The TX output buffer supplies are used to power the output (transmit) buffers. The Rx and TX buffer power supplies can be independently set to 1.5V or 1.8V, depending on the end application. The guard band supplies are independent connection brought out to pins.

Table 42. Power Supplies

FPGA Supplies	FPGA and Core Digital Supply 1.5V	Analog 1.5V	Tx Output Buffers 1.5V/1.8V (VDDOB)	Rx Input Buffers 1.5V/1.8V (VDDIB)	Guard Band 1.5V (VDDGB)
VDD33	VDD15	VDD_ANA	VDDOB_AA1	VDDIB_AA1	VDDGB_A
VDDIO0	_		VDDOB_AB1	VDDIB_AB1	VDDGB_B
VDDIO1	_		VDDOB_AC	VDDIB_AC	_
VDDIO5	_		VDDOB_AD	VDDIB_AD	_
VDDIO6	_		VDDOB_BA1	VDDIB_BA1	_
VDDIO7	_		VDDOB_BB1	VDDIB_BB <sup>1</sup>	_
	_		VDDOB_BC	VDDIB_BC	_
	_		VDDOB_BD	VDDIB_BD	_

<sup>1.</sup> ORT82G5 only.

### **Recommended Power Supply Connections**

Ideally, a board should have the power supplies described below:

- VDD33 and VDDIO supplies for the FPGA Logic
- A single 1.5V source to supply power to FPGA and core digital logic.
- A dedicated 1.5V power supply for the analog power pins. This will allow the end user to minimize noise. The
  guard band pins can also be sourced from the analog power supplies.
- TX output buffer power. The power supplies to the TS output buffers should be isolated from the rest of the board power supplies. Special care must be taken to minimize noise when providing board level power to these output buffers. The power supply can be 1.5V or 1.8V depending on the end application.
- RX input buffer power. The power supplies to the Rx input buffers should be isolated from the rest of the board power supplies. Special care must be taken to minimize noise when providing board level power to these input buffers. The power supply can be 1.5V or 1.8V depending on the end application.

### Recommended Power Supply Filtering Scheme


The board connections of the various SERDES VDD and VSS pins are critical to system performance. An example demonstration board schematic is available at <a href="https://www.latticesemi.com">www.latticesemi.com</a>.

Power supply filtering is in the form of:

- A parallel bypass capacitor network consisting of 10 μf, 0.1 μf, and 1.0 μf caps close to the power source.
- A parallel bypass capacitor network consisting of 0.01 µf and 0.1 µf close to the pin on the ORT42G5.

- Example connections are shown in Figure 40. The naming convention for the power supply sources shown in the figure are as follows:
  - Supply\_1.5V Tx-Rx digital, auxiliary power pins.
  - Supply\_VDDIB Input Rx buffer power pins.
  - Supply\_VDDOB Output Tx buffer power pins.
  - Supply\_VDDANA Tx analog power pins, Rx analog power pins, guard band power pins.

### Figure 40. Power Supply Filtering



## **Package Information**

### **Package Pinouts**

Table 43 provides the number of user-programmable I/Os available for each package.

Table 43. I/O Summary

Device	ORT42G5	ORT82G5
User programmable I/O	204	372
Available programmable differential pair pins	166	330
FPGA configuration pins	7	7
FPGA dedicated function pins	2	2
Core function pins	32	71
VDD15	49	63
VDD33	8	10
VDDIO	34	32
VSS	112	91
VDDGB	2	2
VDDIB	4	8
VDDOB	8	12
VDD_ANA	22	8
No connect	0	2
Total package pins	484	680

Table 44 and Table 45 provide the package pin and pin function for the ORT42G5 and ORT82G5 FPSC and packages. The bond pad name is identified in the PIO nomenclature used in the ispLEVER System software design editor. The Bank column provides information as to which output voltage level bank the given pin is in. The Group column provides information as to the group of pins the given pin is in. This is used to show which VREF pin is used to provide the reference voltage for single-ended limited-swing I/Os. If none of these buffer types (such as SSTL, GTL, HSTL) are used in a given group, then the VREF pin is available as an I/O pin.

When the number of FPGA bond pads exceeds the number of package pins, bond pads are unused. When the number of package pins exceeds the number of bond pads, package pins are left unconnected (no connects). When a package pin is to be left as a no connect for a specific die, it is indicated as a note in the device column for the FPGA. The tables provide no information on unused pads.

As shown in the pair columns in Table 38, differential pairs and physical locations are numbered within each bank (e.g., L19C-A0 is the nineteenth pair in an associated bank). A 'C' indicates complementary differential, whereas a 'T' indicates true differential. An \_A0 indicates the physical location of adjacent balls in either the horizontal or vertical direction. Other physical indicators are as follows:

- \_A1 indicates one ball between pairs.
- \_A2 indicates two balls between pairs.
- · D0 indicates balls are diagonally adjacent.
- \_D1 indicates balls are diagonally adjacent, separated by one physical ball.

VREF pins, shown in the Pin Description columns in Table 44 and Table 45, are associated to the bank and group (e.g., VREF\_TL\_01 is the VREF for group one of the Top Left (TL) bank.

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
E4	-	-	0	PRD_DATA	RD_DATA/TDO	-
C20	-	-	VDD15	VDD15	-	-
D3	-	-	I	PRESET_N	RESET_N	-
F5	-	-	I	PRD_CFG_N	RD_CFG_N	-
F4	-	-	I	PPRGRM_N	PRGRM_N	-
C2	0 (TL)	7	Ю	PL2D	PLL_CK0C/HPPLL	L1C
C1	0 (TL)	7	Ю	PL2C	PLL_CK0T/HPPLL	L1T
F3	0 (TL)	7	Ю	PL3C	VREF_0_07	-
A1	-	-	VSS	VSS	-	-
D2	0 (TL)	7	Ю	PL4D	D5	L2C
D1	0 (TL)	7	Ю	PL4C	D6	L2T
E7	0 (TL)	-	VDDIO0	VDDIO0	-	-
E2	0 (TL)	8	Ю	PL5D	HDC	L3C
E1	0 (TL)	8	Ю	PL5C	LDC_N	L3T
G3	0 (TL)	8	Ю	PL5A	-	-
G4	0 (TL)	9	Ю	PL6C	D7	-
F2	0 (TL)	9	Ю	PL7D	VREF_0_09	L4C
F1	0 (TL)	9	IO	PL7C	A17/PPC_A31	L4T
G2	0 (TL)	9	IO	PL8D	CS0_N	L5C
G1	0 (TL)	9	Ю	PL8C	CS1	L5T
E8	0 (TL)	-	VDDI00	VDDIO0	-	-
A2	-	-	VSS	VSS	-	-
H1	0 (TL)	10	Ю	PL10D	INIT_N	L6C
H2	0 (TL)	10	IO	PL10C	DOUT	L6T
E5	-	-	VDD15	VDD15	-	-
H4	0 (TL)	10	Ю	PL11D	VREF_0_10	-
НЗ	0 (TL)	10	IO	PL11C	A16/PPC_A30	-
J1	7 (CL)	1	IO	PL12D	A15/PPC_A29	L7C
J2	7 (CL)	1	Ю	PL12C	A14/PPC_A28	L7T
J4	7 (CL)	1	Ю	PL13C	D4	-
G7	-	-	VSS	VSS	-	-
J3	7 (CL)	2	Ю	PL14D	RDY/BUSY_N/RCLK	-
K6	7 (CL)	-	VDDIO7	VDDIO7	-	-
K1	7 (CL)	2	Ю	PL15D	A13/PPC_A27	L8C
K2	7 (CL)	2	Ю	PL15C	A12/PPC_A26	L8T
K3	7 (CL)	3	Ю	PL16C	-	-
K4	7 (CL)	3	Ю	PL17D	A11/PPC_A25	-
G8	-	-	VSS	VSS	-	-
F8	-	-	VDD15	VDD15	-	-
K5	7 (CL)	4	IO	PL19D	RD_N/MPI_STRB_N	-
L1	7 (CL)	4	IO	PL20D	PLCK0C	L9C
L2	7 (CL)	4	IO	PL20C	PLCK0T	L9T
L6	7 (CL)	-	VDDIO7	VDDIO7	-	-
F9	-	-	VDD15	VDD15	-	-

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout (Continued)

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
G9	-	-	VSS	VSS	-	-
L3	7 (CL)	5	Ю	PL21D	A10/PPC_A24	L10C
L4	7 (CL)	5	Ю	PL21C	A9/PPC_A23	L10T
L5	7 (CL)	5	Ю	PL22D	A8/PPC_A22	-
F10	-	-	VDD15	VDD15	-	-
G10	-	-	VSS	VSS	-	-
M3	7 (CL)	6	Ю	PL24D	PLCK1C	L11C
M4	7 (CL)	6	Ю	PL24C	PLCK1T	L11T
N4	7 (CL)	6	Ю	PL25C	A7/PPC_A21	-
M2	7 (CL)	6	Ю	PL26D	A6/PPC_A20	L12C
M1	7 (CL)	6	Ю	PL26C	A5/PPC_A19	L12T
N3	7 (CL)	7	Ю	PL27D	WR_N/MPI_RW	-
F11	-	-	VDD15	VDD15	-	-
N5	7 (CL)	8	Ю	PL28D	A4/PPC_A18	-
M5	7 (CL)	-	VDDIO7	VDDIO7	-	-
N2	7 (CL)	8	Ю	PL29D	A3/PPC_A17	L13C
N1	7 (CL)	8	Ю	PL29C	A2/PPC_A16	L13T
G11	-	-	VSS	VSS	-	-
P2	7 (CL)	8	Ю	PL30D	A1/PPC_A15	L14C
P1	7 (CL)	8	Ю	PL30C	A0/PPC_A14	L14T
F12	-	-	VDD15	VDD15	-	-
P3	7 (CL)	8	Ю	PL31D	DP0	L15C
P4	7 (CL)	8	Ю	PL31C	DP1	L15T
R4	6 (BL)	1	Ю	PL32D	D8	L16C
R3	6 (BL)	1	Ю	PL32C	VREF_6_01	L16T
R2	6 (BL)	1	Ю	PL33D	D9	L17C
R1	6 (BL)	1	Ю	PL33C	D10	L17T
G12	-	-	VSS	VSS	-	-
T3	6 (BL)	2	Ю	PL34D	-	-
P5	6 (BL)	-	VDDIO6	VDDIO6	-	-
T2	6 (BL)	2	Ю	PL34B	-	L18C
T1	6 (BL)	2	Ю	PL34A	-	L18T
U1	6 (BL)	3	Ю	PL35B	D11	L19C
U2	6 (BL)	3	Ю	PL35A	D12	L19T
R5	6 (BL)	-	VDDIO6	VDDIO6	-	-
V1	6 (BL)	3	Ю	PL36B	VREF_6_03	L20C
V2	6 (BL)	3	Ю	PL36A	D13	L20T
G13	-	-	VSS	VSS	-	-
W2	6 (BL)	4	Ю	PL37B	-	L21C
W1	6 (BL)	4	Ю	PL37A	VREF_6_04	L21T
Y1	6 (BL)	4	Ю	PL39D	PLL_CK7C/HPPLL	L22C
Y2	6 (BL)	4	Ю	PL39C	PLL_CK7T/HPPLL	L22T
U3	-	-	I	PTEMP	PTEMP	-
F13	-	-	VDD15	VDD15	-	-

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout (Continued)

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
V4	-	-	Ю	LVDS_R	LVDS_R	-
V3	-	-	VDD33	VDD33	-	-
F17	-	-	VDD15	VDD15	-	-
W3	6 (BL)	5	Ю	PB2A	DP2	-
AA2	6 (BL)	5	IO	PB2C	PLL_CK6T/PPLL	L23T
AB2	6 (BL)	5	IO	PB2D	PLL_CK6C/PPLL	L23C
AA3	6 (BL)	5	Ю	PB4A	VREF_6_05	L24T
AB3	6 (BL)	5	Ю	PB4B	DP3	L24C
T5	6 (BL)	-	VDDIO6	VDDIO6	-	-
H7	-	-	VSS	VSS	-	-
Y4	6 (BL)	6	Ю	PB5C	VREF_6_06	L25T
W4	6 (BL)	6	Ю	PB5D	D14	L25C
T8	6 (BL)	-	VDDIO6	VDDIO6	-	-
AA4	6 (BL)	7	Ю	PB6C	D15	L26T
AB4	6 (BL)	7	Ю	PB6D	D16	L26C
H8	-	-	VSS	VSS	-	-
W5	6 (BL)	7	Ю	PB7C	D17	L27T
Y5	6 (BL)	7	Ю	PB7D	D18	L27C
Т9	6 (BL)	-	VDDIO6	VDDIO6	-	-
AA5	6 (BL)	7	Ю	PB8C	VREF_6_07	L28T
AB5	6 (BL)	7	Ю	PB8D	D19	L28C
H9	-	-	VSS	VSS	-	-
V6	6 (BL)	8	IO	PB9C	D20	-
G6	-	-	VDD15	VDD15	-	-
W6	6 (BL)	8	Ю	PB10C	VREF_6_08	L29T
Y6	6 (BL)	8	Ю	PB10D	D22	L29C
H10	-	-	VSS	VSS	-	-
AA6	6 (BL)	9	Ю	PB11C	D23	L30T
AB6	6 (BL)	9	Ю	PB11D	D24	L30C
U6	6 (BL)	-	VDDIO6	VDDIO6	-	-
W7	6 (BL)	9	Ю	PB12C	VREF_6_09	L31T
Y7	6 (BL)	9	Ю	PB12D	D25	L31C
H11	-	-	VSS	VSS	-	-
V7	6 (BL)	10	Ю	PB14A	-	-
U7	6 (BL)	-	VDDIO6	VDDIO6	-	-
AA7	6 (BL)	10	Ю	PB14C	VREF_6_10	L32T
AB7	6 (BL)	10	Ю	PB14D	D28	L32C
V8	6 (BL)	11	Ю	PB15A	-	-
H12	-	-	VSS	VSS	-	-
W8	6 (BL)	11	Ю	PB15C	D29	L33T
Y8	6 (BL)	11	Ю	PB15D	D30	L33C
U8	6 (BL)	11	Ю	PB16A	-	-
AA8	6 (BL)	11	Ю	PB16C	VREF_6_11	L34T
AB8	6 (BL)	11	Ю	PB16D	D31	L34C

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout (Continued)

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
V9	5 (BC)	1	IO	PB17A	-	-
W9	5 (BC)	1	IO	PB17C	-	L35T
Y9	5 (BC)	1	Ю	PB17D	-	L35C
U9	5 (BC)	1	IO	PB18A	-	-
AA9	5 (BC)	1	Ю	PB18C	VREF_5_01	L36T
AB9	5 (BC)	1	Ю	PB18D	-	L36C
G16	-	-	VDD15	VDD15	-	-
H13	-	-	VSS	VSS	-	-
AB10	5 (BC)	2	Ю	PB19A	-	L37T
AA10	5 (BC)	2	Ю	PB19B	-	L37C
W10	5 (BC)	2	IO	PB19C	PBCK0T	L38T
Y10	5 (BC)	2	Ю	PB19D	PBCK0C	L38C
V10	5 (BC)	2	IO	PB20A	-	-
U13	5 (BC)	-	VDDIO5	VDDIO5	-	-
AB11	5 (BC)	2	Ю	PB20C	VREF_5_02	L39T
AA11	5 (BC)	2	Ю	PB20D	-	L39C
U10	5 (BC)	2	Ю	PB21A	-	-
H6	-	-	VDD15	VDD15	-	-
Y11	5 (BC)	3	IO	PB21C	-	L40T
W11	5 (BC)	3	Ю	PB21D	VREF_5_03	L40C
U11	5 (BC)	3	Ю	PB22A	-	-
J7	-	-	VSS	VSS	-	-
AB12	5 (BC)	3	Ю	PB22C	-	L41T
AA12	5 (BC)	3	Ю	PB22D	-	L41C
U12	5 (BC)	3	Ю	PB23A	-	-
Y12	5 (BC)	3	Ю	PB23C	PBCK1T	L42T
W12	5 (BC)	3	Ю	PB23D	PBCK1C	L42C
V11	5 (BC)	3	Ю	PB24A	-	-
J8	-	-	VSS	VSS	-	-
AB13	5 (BC)	4	Ю	PB24C	-	L43T
AA13	5 (BC)	4	Ю	PB24D	-	L43C
V12	5 (BC)	4	Ю	PB25A	-	-
U14	5 (BC)	-	VDDIO5	VDDIO5	-	-
AB14	5 (BC)	4	Ю	PB25C	-	L44T
AA14	5 (BC)	4	Ю	PB25D	VREF_5_04	L44C
J9	-	-	VSS	VSS	-	-
Y13	5 (BC)	5	Ю	PB26C	-	L45T
W13	5 (BC)	5	Ю	PB26D	VREF_5_05	L45C
U15	5 (BC)	-	VDDIO5	VDDIO5	-	-
AB15	5 (BC)	5	Ю	PB27C	-	L46T
AA15	5 (BC)	5	Ю	PB27D	-	L46C
AB16	5 (BC)	6	Ю	PB28C	-	L47T
AA16	5 (BC)	6	Ю	PB28D	VREF_5_06	L47C
H14	-	-	VDD15	VDD15	-	-

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout (Continued)

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
Y14	5 (BC)	6	IO	PB29C	-	L48T
W14	5 (BC)	6	Ю	PB29D	-	L48C
J10	-	-	VSS	VSS	-	-
AB17	5 (BC)	7	Ю	PB30C	-	L49T
AA17	5 (BC)	7	Ю	PB30D	-	L49C
U16	5 (BC)	-	VDDIO5	VDDIO5	-	-
Y15	5 (BC)	7	IO	PB31C	VREF_5_07	L50T
W15	5 (BC)	7	Ю	PB31D	-	L50C
V13	5 (BC)	-	VDDIO5	VDDIO5	-	-
AB18	5 (BC)	8	Ю	PB33C	-	L51T
AA18	5 (BC)	8	Ю	PB33D	VREF_5_08	L51C
J11	-	-	VSS	VSS	-	-
V14	5 (BC)	8	Ю	PB34D	-	-
V16	5 (BC)	9	Ю	PB35B	-	-
Y16	5 (BC)	9	Ю	PB36C	-	L52T
W16	5 (BC)	9	Ю	PB36D	-	L52C
V15	-	-	VDD33	VDD33	-	-
J12	-	-	VSS	VSS	-	-
H15	-	-	VDD15	VDD15	-	-
J13	-	-	VSS	VSS	-	-
J6	-	-	VDD15	VDD15	-	-
J14	-	-	VSS	VSS	-	-
Y17	-	-	VDD33	VDD33	-	-
K8	-	-	VSS	VSS	-	-
J15	-	-	VDD15	VDD15	-	-
K7	-	-	VDD15	VDD15	-	-
Y18	-	-	VDD33	VDD33	-	-
K9	-	-	VSS	VSS	-	-
W21	-	-	VSS	VSS	-	-
W22	-	-	VDDGB_B	VDDGB_B	-	-
F18	-	-	VDD_ANA	VDD_ANA	-	-
V21	-	-	0	REXT_B	-	-
V22	-	-	0	REXTN_B	-	-
U21	-	-	I	REFCLKN_B	-	HSN_1
U22	-	-	I	REFCLKP_B	-	HSP_1
E20	-	-	VSS	VSS	-	-
G17	-	-	VDD_ANA	VDD_ANA	-	-
G18	-	-	VDD_ANA	VDD_ANA	-	-
J16	-	-	VDD_ANA	VDD_ANA	-	-
J17	-	-	VDD_ANA	VDD_ANA	-	-
T20	-	-	VDDIB	VDDIB_BC	-	-
J18	-	-	VDD_ANA	VDD_ANA	-	-
T21	-	-	[	HDINN_BC	-	HSN_2
F19	-	-	VSS	VSS	-	-

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout (Continued)

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
T22	-	-	1	HDINP_BC	-	HSP_2
J19	-	-	VDD_ANA	VDD_ANA	-	-
F20	-	-	VSS	VSS	-	-
K16	-	-	VDD_ANA	VDD_ANA	-	-
R20	-	-	VDDOB	VDDOB_BC	-	-
R21	-	-	0	HDOUTN_BC	-	HSN_3
G19	-	-	VSS	VSS	-	-
R22	-	-	0	HDOUTP_BC	-	HSP_3
P21	-	-	VDDOB	VDDOB_BC	-	-
H16	-	-	VSS	VSS	-	-
P22	-	-	VDDIB	VDDIB_BD	-	-
K17	-	-	VDD_ANA	VDD_ANA	-	-
N22	-	-	1	HDINN_BD	-	HSN_4
H17	-	-	VSS	VSS	-	-
N21	-	-	I	HDINP_BD	-	HSP_4
K18	-	-	VDD_ANA	VDD_ANA	-	-
H18	-	-	VSS	VSS	-	-
K19	-	-	VDD_ANA	VDD_ANA	-	-
P20	-	-	VDDOB	VDDOB_BD	-	-
M22	-	-	0	HDOUTN_BD	-	HSN_5
H19	-	-	VSS	VSS	-	-
M21	-	-	0	HDOUTP_BD	-	HSP_5
N20	-	-	VDDOB	VDDOB_BD	-	-
L16	-	-	VSS	VSS	-	-
L17	-	-	VSS	VSS	-	-
M20	-	-	VDDOB	VDDOB_AD	-	-
L22	-	-	0	HDOUTP_AD	-	HSP_6
L18	-	-	VSS	VSS	-	-
L21	-	-	0	HDOUTN_AD	-	HSN_6
L20	-	-	VDDOB	VDDOB_AD	-	-
N16	-	-	VDD_ANA	VDD_ANA	-	-
L19	-	-	VSS	VSS	-	-
N17	-	-	VDD_ANA	VDD_ANA	-	-
K22	-	-	I	HDINP_AD	-	HSP_7
M16	-	-	VSS	VSS	-	-
K21	-	-	I	HDINN_AD	-	HSN_7
N18	-	-	VDD_ANA	VDD_ANA	-	-
K20	-	-	VDDIB	VDDIB_AD	-	-
M17	-	-	VSS	VSS	-	-
J20	-	-	VDDOB	VDDOB_AC	-	-
J21	-	-	0	HDOUTP_AC	-	HSP_8
M18	-	-	VSS	VSS	-	
J22	-	-	0	HDOUTN_AC	-	HSN_8
H20	-	-	VDDOB	VDDOB_AC	-	-

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout (Continued)

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
N19	-	-	VDD_ANA	VDD_ANA	-	-
M19	-	-	VSS	VSS	-	-
P16	-	-	VDD_ANA	VDD_ANA	-	-
H21	-	-	I	HDINP_AC	-	HSP_9
R16	-	-	VSS	VSS	-	-
H22	-	-	I	HDINN_AC	-	HSN_9
P17	-	-	VDD_ANA	VDD_ANA	-	-
G20	-	-	VDDIB	VDDIB_AC	-	-
P18	-	-	VDD_ANA	VDD_ANA	-	-
P19	-	-	VDD_ANA	VDD_ANA	-	-
T17	-	-	VDD_ANA	VDD_ANA	-	-
T18	-	-	VDD_ANA	VDD_ANA	-	-
R17	-	-	VSS	VSS	-	-
G21	-	-	I	REFCLKP_A	-	HSP_10
G22	-	-	I	REFCLKN_A	-	HSN_10
F21	-	-	0	REXTN_A	-	-
F22	-	-	0	REXT_A	-	-
U18	-	-	VDD_ANA	VDD_ANA	-	_
E21	-	-	VDDGB_A	VDDGB_A	-	-
E22	-	-	VSS	VSS	-	-
D21	-	-	0	PSYS_RSSIG_ALL	-	-
D22	-	-	I	PSYS_DOBISTN	-	-
D20	-	-	VDD33	VDD33	-	-
K15	-	-	VDD15	VDD15	-	-
K10	-	-	VSS	VSS	-	-
L7	-	-	VDD15	VDD15	-	-
D19	-	-	I	PBIST_TEST_ENN	-	-
D18	-	-	I	PLOOP_TEST_ENN	-	-
L15	-	-	VDD15	VDD15	-	-
E17	-	-	I	PASB_PDN	-	-
K11	-	-	VSS	VSS	-	-
D17	-	-	VDD33	VDD33	-	-
M7	-	-	VDD15	VDD15	-	-
C21	-	-	I	PASB_RESETN	-	-
C22	-	-	I	PASB_TRISTN	-	-
K12	-	-	VSS	VSS	-	-
E16	-	-	I	PASB_TESTCLK	-	-
M15	-	-	VDD15	VDD15	-	-
C17	-	-	VDD33	VDD33	-	-
D16	1 (TC)	7	Ю	PT36D	-	-
C16	1 (TC)	7	Ю	PT36B	-	-
F14	1 (TC)	7	Ю	PT35D	-	-
F15	1 (TC)	7	Ю	PT35B	-	-
E14	1 (TC)	7	IO	PT34D	VREF_1_07	-

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout (Continued)

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
E15	1 (TC)	8	IO	PT34B	-	-
D15	1 (TC)	8	IO	PT33D	-	L53C
C15	1 (TC)	8	Ю	PT33C	VREF_1_08	L53T
E12	1 (TC)	-	VDDIO1	VDDIO1	-	-
C18	1 (TC)	8	Ю	PT32D	-	L54C
C19	1 (TC)	8	Ю	PT32C	-	L54T
K13	-	-	VSS	VSS	-	-
B21	1 (TC)	9	Ю	PT31D	-	L55C
A21	1 (TC)	9	Ю	PT31C	VREF_1_09	L55T
E13	1 (TC)	-	VDDIO1	VDDIO1	-	-
D14	1 (TC)	9	Ю	PT30D	-	L56C
C14	1 (TC)	9	Ю	PT30C	-	L56T
K14	-	-	VSS	VSS	-	-
B20	1 (TC)	9	Ю	PT29D	-	L57C
A20	1 (TC)	9	Ю	PT29C	-	L57T
N7	-	-	VDD15	VDD15	-	-
B19	1 (TC)	1	Ю	PT28D	-	L58C
A19	1 (TC)	1	Ю	PT28C	-	L58T
L8	-	-	VSS	VSS	-	-
D13	1 (TC)	1	Ю	PT27D	VREF_1_01	L59C
C13	1 (TC)	1	Ю	PT27C	-	L59T
E18	1 (TC)	-	VDDIO1	VDDIO1	-	-
A18	1 (TC)	1	Ю	PT27B	-	L60C
B18	1 (TC)	1	Ю	PT27A	-	L60T
A17	1 (TC)	2	Ю	PT26D	-	L61C
B17	1 (TC)	2	Ю	PT26C	VREF_1_02	L61T
L9	-	-	VSS	VSS	-	-
D12	1 (TC)	2	Ю	PT25D	-	L62C
C12	1 (TC)	2	Ю	PT25C	-	L62T
E19	1 (TC)	-	VDDIO1	VDDIO1	-	-
A16	1 (TC)	3	Ю	PT24D	-	L63C
B16	1 (TC)	3	Ю	PT24C	VREF_1_03	L63T
A15	1 (TC)	3	Ю	PT23D	-	L64C
B15	1 (TC)	3	Ю	PT23C	-	L64T
F16	1 (TC)	-	VDDIO1	VDDIO1	-	-
E11	1 (TC)	3	Ю	PT22D	-	-
L10	-	-	VSS	VSS	-	-
D11	1 (TC)	4	Ю	PT21D	-	L65C
C11	1 (TC)	4	Ю	PT21C	-	L65T
A14	1 (TC)	4	Ю	PT20D	-	L66C
B14	1 (TC)	4	Ю	PT20C	-	L66T
A13	1 (TC)	4	Ю	PT19D	-	L67C
B13	1 (TC)	4	Ю	PT19C	VREF_1_04	L67T
G14	1 (TC)	-	VDDIO1	VDDIO1	-	-

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout (Continued)

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
L11	-	-	VSS	VSS	-	-
N15	-	-	VDD15	VDD15	-	-
D10	1 (TC)	5	Ю	PT18D	PTCK1C	L68C
C10	1 (TC)	5	Ю	PT18C	PTCK1T	L68T
A12	1 (TC)	5	Ю	PT17D	PTCK0C	L69C
B12	1 (TC)	5	Ю	PT17C	PTCK0T	L69T
P6	-	-	VDD15	VDD15	-	-
A11	1 (TC)	5	Ю	PT16D	VREF_1_05	L70C
B11	1 (TC)	5	Ю	PT16C	-	L70T
L12	-	-	VSS	VSS	-	-
D9	1 (TC)	6	IO	PT15D	-	L71C
C9	1 (TC)	6	Ю	PT15C	-	L71T
G15	1 (TC)	-	VDDIO1	VDDIO1	-	-
B10	1 (TC)	6	IO	PT14D	-	L72C
A10	1 (TC)	6	Ю	PT14C	VREF_1_06	L72T
B9	0 (TL)	1	Ю	PT13D	MPI_RTRY_N	L73C
A9	0 (TL)	1	IO	PT13C	MPI_ACK_N	L73T
D8	0 (TL)	1	Ю	PT12D	MO	L74C
C8	0 (TL)	1	IO	PT12C	M1	L74T
A22	-	-	VSS	VSS	-	-
B8	0 (TL)	2	Ю	PT12B	MPI_CLK	L75C
A8	0 (TL)	2	Ю	PT12A	A21/MPI_BURST_N	L75T
C7	0 (TL)	2	Ю	PT11D	M2	L76C
D7	0 (TL)	2	Ю	PT11C	M3	L76T
E9	0 (TL)	-	VDDIO0	VDDIO0	-	-
E6	0 (TL)	2	IO	PT11A	MPI_TEA_N	-
F6	-	-	VDD15	VDD15	-	-
B7	0 (TL)	3	Ю	PT9D	VREF_0_03	L77C
A7	0 (TL)	3	IO	PT9C	-	L77T
A6	0 (TL)	3	Ю	PT8D	D0	L78C
B6	0 (TL)	3	Ю	PT8C	TMS	L78T
C6	0 (TL)	4	Ю	PT7D	A20/MPI_BDIP_N	L79C
D6	0 (TL)	4	Ю	PT7C	A19/MPI_TSZ1	L79T
B1	-	-	VSS	VSS	-	-
A5	0 (TL)	4	Ю	PT6D	A18/MPI_TSZ0	L80C
B5	0 (TL)	4	Ю	PT6C	D3	L80T
C5	0 (TL)	5	Ю	PT5D	D1	L81C
D5	0 (TL)	5	Ю	PT5C	D2	L81T
B2	-	-	VSS	VSS	-	-
A4	0 (TL)	5	Ю	PT4D	TDI	L82C
B4	0 (TL)	5	Ю	PT4C	TCK	L82T
E10	0 (TL)	-	VDDIO0	VDDIO0	-	-
B22	-	-	VSS	VSS	-	-
C4	0 (TL)	6	Ю	PT2D	PLL_CK1C/PPLL	L83C

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout (Continued)

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
D4	0 (TL)	6	Ю	PT2C	PLL_CK1T/PPLL	L83T
А3	-	-	0	PCFG_MPI_IRQ	CFG_IRQ_N/MPI_IRQ_N	-
В3	-	-	Ю	PCCLK	CCLK	-
F7	-	-	VDD15	VDD15	-	-
C3	-	-	Ю	PDONE	DONE	-
E3	-	-	VDD33	VDD33	-	-
P15	-	-	VDD15	VDD15	-	-
R6	-	-	VDD15	VDD15	-	-
R15	-	-	VDD15	VDD15	-	-
T4	-	-	VDD15	VDD15	-	-
W19	-	-	VDD15	VDD15	-	-
Y3	-	-	VDD15	VDD15	-	-
Y19	-	-	VDD15	VDD15	-	-
Y20	-	-	VDD15	VDD15	-	-
T15	-	-	VDD15	VDD15	-	-
T16	-	-	VDD15	VDD15	-	-
U4	-	-	VDD15	VDD15	-	-
T12	-	-	VDD15	VDD15	-	-
T13	-	-	VDD15	VDD15	-	-
T14	-	-	VDD15	VDD15	-	-
T6	-	-	VDD15	VDD15	-	-
T7	-	-	VDD15	VDD15	-	-
T10	-	-	VDD15	VDD15	-	-
T11	-	-	VDD15	VDD15	-	-
G5	0 (TL)	-	VDDIO0	VDDIO0	-	-
H5	0 (TL)	-	VDDIO0	VDDIO0	-	-
J5	0 (TL)	-	VDDIO0	VDDIO0	-	-
V17	5 (BC)	-	VDDIO5	VDDIO5	-	-
W17	5 (BC)	-	VDDIO5	VDDIO5	-	-
W18	5 (BC)	-	VDDIO5	VDDIO5	-	-
M6	7 (CL)	-	VDDIO7	VDDIO7	-	-
N6	7 (CL)	-	VDDIO7	VDDIO7	-	-
U5	-	-	VDD15	VDD15	-	-
U17	-	-	VDD15	VDD15	-	-
V5	-	-	VDD15	VDD15	-	-
V18	-	-	VDD15	VDD15	-	-
R18	-	-	VSS	VSS	-	-
R19	-	-	VSS	VSS	-	-
T19	-	-	VSS	VSS	-	-
U19	-	-	VSS	VSS	-	-
U20	-	-	VSS	VSS	-	-
V19	-	-	VSS	VSS	-	-
V20	-	-	VSS	VSS	-	-
W20	-	-	VSS	VSS	-	-

Table 44. ORT42G5 484-pin PBGAM (fpBGA) Pinout (Continued)

484-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	484-PBGAM
Y21	-	-	VSS	VSS	-	-
Y22	-	-	VSS	VSS	-	-
L13	-	-	VSS	VSS	-	-
L14	-	-	VSS	VSS	-	-
M8	-	-	VSS	VSS	-	-
M9	-	-	VSS	VSS	-	-
M10	-	-	VSS	VSS	-	-
M11	-	-	VSS	VSS	-	-
M12	-	-	VSS	VSS	-	-
M13	-	-	VSS	VSS	-	-
M14	-	-	VSS	VSS	-	-
N8	-	-	VSS	VSS	-	-
N9	-	-	VSS	VSS	-	-
N10	-	-	VSS	VSS	-	-
N11	-	-	VSS	VSS	-	-
N12	-	-	VSS	VSS	-	-
N13	-	-	VSS	VSS	-	-
N14	-	-	VSS	VSS	-	-
P7	-	-	VSS	VSS	-	-
P8	-	-	VSS	VSS	-	-
P9	-	-	VSS	VSS	-	_
P10	-	-	VSS	VSS	-	-
P11	-	-	VSS	VSS	-	-
P12	-	-	VSS	VSS	-	-
P13	-	-	VSS	VSS	-	_
P14	-	-	VSS	VSS	-	-
R7	-	-	VSS	VSS	-	-
R8	-	-	VSS	VSS	-	_
R9	-	-	VSS	VSS	-	-
R10	-	-	VSS	VSS	-	-
R11	-	-	VSS	VSS	-	-
R12	-	-	VSS	VSS	-	-
R13	-	-	VSS	VSS	-	-
R14	-	-	VSS	VSS	-	-
AA1	-	-	VSS	VSS	-	-
AA19	-	-	VSS	VSS	-	-
AA20	-	-	VSS	VSS	-	-
AA21	-	-	VSS	VSS	-	-
AA22	-	-	VSS	VSS	-	-
AB1	-	-	VSS	VSS	-	-
AB19	-	-	VSS	VSS	-	-
AB20	-	-	VSS	VSS	-	-
AB21	-	-	VSS	VSS	-	-
AB22	-	-	VSS	VSS	-	_

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
AB20	_	_	Vss	Vss	_	_
C3	_	_	VDD33	VDD33	_	_
E4	_	_	0	PRD_DATA	RD_DATA/TDO	_
F5	_	_	I	PRESET_N	RESET_N	_
G5	_	_	I	PRD_CFG_N	RD_CFG_N	_
D3	_	_	I	PPRGRM_N	PRGRM_N	_
A2	0 (TL)	_	VDDIO0	VDDIO0	_	_
F4	0 (TL)	7	Ю	PL2D	PLL_CK0C/HPPLL	L21C_A0
G4	0 (TL)	7	Ю	PL2C	PLL_CK0T/HPPLL	L21T_A0
В3	0 (TL)	_	VDDIO0	VDDIO0	_	_
C2	0 (TL)	7	Ю	PL3D	_	L22C_D0
B1	0 (TL)	7	Ю	PL3C	VREF_0_07	L22T_D0
A1	_	_	Vss	Vss	_	_
J5	0 (TL)	7	Ю	PL4D	D5	L23C_A0
H5	0 (TL)	7	Ю	PL4C	D6	L23T_A0
В7	0 (TL)	_	VDDIO0	VDDIO0	_	_
E3	0 (TL)	8	Ю	PL4B	_	L24C_A0
F3	0 (TL)	8	Ю	PL4A	VREF_0_08	L24T_A0
C1	0 (TL)	8	Ю	PL5D	HDC	L25C_D0
D2	0 (TL)	8	Ю	PL5C	LDC_N	L25T_D0
A34	_	_	Vss	Vss	_	_
G3	0 (TL)	8	Ю	PL5B	_	L26C_D0
H4	0 (TL)	8	Ю	PL5A	_	L26T_D0
E2	0 (TL)	9	Ю	PL6D	TESTCFG	L27C_D0
D1	0 (TL)	9	Ю	PL6C	D7	L27T_D0
C5	0 (TL)	_	VDDIO0	VDDIO0	_	_
F2	0 (TL)	9	Ю	PL7D	VREF_0_09	L28C_D0
E1	0 (TL)	9	Ю	PL7C	A17/PPC_A31	L28T_D0
AA13	_	_	Vss	Vss	_	_
J4	0 (TL)	9	Ю	PL7B	_	L29C_D0
K5	0 (TL)	9	Ю	PL7A	_	L29T_D0
H3	0 (TL)	9	Ю	PL8D	CS0_N	L30C_D0
G2	0 (TL)	9	Ю	PL8C	CS1	L30T_D0
C9	0 (TL)	_	VDDIO0	VDDIO0	_	_
L5	0 (TL)	9	Ю	PL8B	_	L31C_D0
K4	0 (TL)	9	Ю	PL8A	_	L31T_D0
H2	0 (TL)	10	Ю	PL9D	_	L32C_D0
J3	0 (TL)	10	Ю	PL9C	_	L32T_D0
AA14	_	_	Vss	Vss	<u> </u>	<u> </u>
M5	0 (TL)	10	Ю	PL9B	<u> </u>	_
F1	0 (TL)	10	Ю	PL10D	INIT_N	L33C_A0
G1	0 (TL)	10	Ю	PL10C	DOUT	L33T_A0
K3	0 (TL)	10	Ю	PL11D	VREF_0_10	L34C_D0
J2	0 (TL)	10	Ю	PL11C	A16/PPC_A30	L34T_D0

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
AA15	_	_	Vss	Vss	_	_
L4	0 (TL)	10	IO	PL11B	_	_
N5	7 (CL)	1	Ю	PL12D	A15/PPC_A29	L1C_D0
M4	7 (CL)	1	Ю	PL12C	A14/PPC_A28	L1T_D0
AA3	7 (CL)	_	VDDIO7	VDDIO7	_	_
L3	7 (CL)	1	10	PL12B	_	L2C_D0
K2	7 (CL)	1	10	PL12A	_	L2T_D0
H1	7 (CL)	1	Ю	PL13D	VREF_7_01	L3C_A0
J1	7 (CL)	1	10	PL13C	D4	L3T_A0
V18	_	_	Vss	Vss	_	_
N4	7 (CL)	2	Ю	PL13B	_	L4C_D0
P5	7 (CL)	2	10	PL13A	_	L4T_D0
M3	7 (CL)	2	Ю	PL14D	RDY/BUSY_N/RCLK	L5C_D0
L2	7 (CL)	2	10	PL14C	VREF_7_02	L5T_D0
AC2	7 (CL)	_	VDDIO7	VDDIO7	_	_
K1	7 (CL)	2	10	PL14B	_	L6C_A0
L1	7 (CL)	2	10	PL14A	_	L6T_A0
P4	7 (CL)	2	Ю	PL15D	A13/PPC_A27	L7C_A0
P3	7 (CL)	2	Ю	PL15C	A12/PPC_A26	L7T_A0
V19	_	_	Vss	Vss	_	_
M2	7 (CL)	2	Ю	PL15B	_	L8C_A0
M1	7 (CL)	2	Ю	PL15A	_	L8T_A0
N2	7 (CL)	3	10	PL16D	_	L9C_A0
N1	7 (CL)	3	Ю	PL16C	_	L9T_A0
N3	7 (CL)	_	VDDIO7	VDDIO7	_	_
R4	7 (CL)	3	10	PL16B	_	_
P2	7 (CL)	3	10	PL17D	A11/PPC_A25	L10C_D0
R3	7 (CL)	3	10	PL17C	VREF_7_03	L10T_D0
W16	_	_	Vss	Vss	_	_
R5	7 (CL)	3	Ю	PL17B	_	_
P1	7 (CL)	3	10	PL18D	_	L11C_A0
R1	7 (CL)	3	Ю	PL18C	_	L11T_A0
T5	7 (CL)	3	Ю	PL18B	_	L12C_A0
T4	7 (CL)	3	Ю	PL18A	_	L12T_A0
T3	7 (CL)	4	Ю	PL19D	RD_N/MPI_STRB_N	L13C_A0
T2	7 (CL)	4	Ю	PL19C	VREF_7_04	L13T_A0
W17	_	_	Vss	Vss	_	_
U1	7 (CL)	4	Ю	PL19B	_	L14C_A0
T1	7 (CL)	4	Ю	PL19A	_	L14T_A0
U4	7 (CL)	4	Ю	PL20D	PLCK0C	L15C_A0
U5	7 (CL)	4	IO	PL20C	PLCK0T	L15T_A0
R2	7 (CL)	_	VDDIO7	VDDIO7	_	_
U2	7 (CL)	4	Ю	PL20B	_	L16C_D0
V1	7 (CL)	4	IO	PL20A	_	L16T_D0

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
W18	_	_	Vss	VSS	_	_
V2	7 (CL)	5	Ю	PL21D	A10/PPC_A24	L17C_A0
V3	7 (CL)	5	Ю	PL21C	A9/PPC_A23	L17T_A0
W19	_	_	Vss	VSS	_	_
V4	7 (CL)	5	Ю	PL21B	_	L18C_A0
V5	7 (CL)	5	Ю	PL21A	_	L18T_A0
W4	7 (CL)	5	Ю	PL22D	A8/PPC_A22	L19C_A0
W3	7 (CL)	5	Ю	PL22C	VREF_7_05	L19T_A0
W1	7 (CL)	5	Ю	PL22B	_	L20C_A0
Y1	7 (CL)	5	Ю	PL22A	_	L20T_A0
Y2	7 (CL)	5	Ю	PL23D	_	L21C_D0
AA1	7 (CL)	5	Ю	PL23C	_	L21T_D0
Y13	_	_	Vss	VSS	_	_
Y4	7 (CL)	5	Ю	PL23B	_	L22C_A0
Y3	7 (CL)	5	Ю	PL23A	_	L22T_A0
Y5	7 (CL)	6	Ю	PL24D	PLCK1C	L23C_A0
W5	7 (CL)	6	Ю	PL24C	PLCK1T	L23T_A0
U3	7 (CL)	_	VDDIO7	VDDIO7	_	_
AB1	7 (CL)	6	Ю	PL24B	_	L24C_D0
AA2	7 (CL)	6	Ю	PL24A	_	L24T_D0
AB2	7 (CL)	6	Ю	PL25D	VREF_7_06	L25C_D0
AC1	7 (CL)	6	Ю	PL25C	A7/PPC_A21	L25T_D0
Y14	_	_	Vss	Vss	_	_
AA4	7 (CL)	6	Ю	PL25B	_	_
AB4	7 (CL)	6	Ю	PL26D	A6/PPC_A20	L26C_A0
AB3	7 (CL)	6	Ю	PL26C	A5/PPC_A19	L26T_A0
W2	7 (CL)	_	VDDIO7	VDDIO7	_	_
AD1	7 (CL)	7	Ю	PL26B	_	_
AE1	7 (CL)	7	Ю	PL27D	WR_N/MPI_RW	L27C_D0
AD2	7 (CL)	7	Ю	PL27C	VREF_7_07	L27T_D0
AC3	7 (CL)	7	Ю	PL27B	_	L28C_A0
AC4	7 (CL)	7	Ю	PL27A	_	L28T_A0
AF1	7 (CL)	8	Ю	PL28D	A4/PPC_A18	L29C_D0
AE2	7 (CL)	8	Ю	PL28C	VREF_7_08	L29T_D0
AB5	7 (CL)	8	Ю	PL29D	A3/PPC_A17	L30C_A0
AA5	7 (CL)	8	Ю	PL29C	A2/PPC_A16	L30T_A0
Y15	_	_	Vss	Vss	_	_
AD3	7 (CL)	8	Ю	PL29B	_	_
AG1	7 (CL)	8	Ю	PL30D	A1/PPC_A15	L31C_D0
AF2	7 (CL)	8	Ю	PL30C	A0/PPC_A14	L31T_D0
AD4	7 (CL)	8	Ю	PL30B	_	L32C_D0
AE3	7 (CL)	8	Ю	PL30A	_	L32T_D0
AD5	7 (CL)	8	Ю	PL31D	DP0	L33C_A0
AC5	7 (CL)	8	Ю	PL31C	DP1	L33T_A0

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
Y20	_	_	Vss	Vss	_	_
AG2	7 (CL)	8	Ю	PL31B	_	L34C_D0
AH1	7 (CL)	8	Ю	PL31A	_	L34T_D0
AF3	6 (BL)	1	Ю	PL32D	D8	L1C_A0
AG3	6 (BL)	1	Ю	PL32C	VREF_6_01	L1T_A0
AL7	6 (BL)	_	VDDIO6	VDDIO6	_	_
AE4	6 (BL)	1	Ю	PL32B	_	L2C_A0
AF4	6 (BL)	1	Ю	PL32A	_	L2T_A0
AE5	6 (BL)	1	Ю	PL33D	D9	L3C_A0
AF5	6 (BL)	1	Ю	PL33C	D10	L3T_A0
R21	_	_	Vss	Vss	_	_
AJ1	6 (BL)	2	Ю	PL34D	_	L4C_D0
AH2	6 (BL)	2	Ю	PL34C	VREF_6_02	L4T_D0
AM5	6 (BL)	_	VDDIO6	VDDIO6	_	_
AK1	6 (BL)	2	Ю	PL34B	_	L5C_D0
AJ2	6 (BL)	2	Ю	PL34A	_	L5T_D0
R22	_	_	Vss	Vss	_	_
AG4	6 (BL)	3	Ю	PL35B	D11	L6C_D0
AH3	6 (BL)	3	Ю	PL35A	D12	L6T_D0
AL1	6 (BL)	3	Ю	PL36D	_	L7C_D0
AK2	6 (BL)	3	Ю	PL36C	_	L7T_D0
AM9	6 (BL)	_	VDDIO6	VDDIO6	_	_
AM1	6 (BL)	3	Ю	PL36B	VREF_6_03	L8C_D0
AL2	6 (BL)	3	Ю	PL36A	D13	L8T_D0
AJ3	6 (BL)	4	Ю	PL37D	_	_
T16	_	_	Vss	Vss	_	_
AJ4	6 (BL)	4	Ю	PL37B	_	L9C_A0
AH4	6 (BL)	4	Ю	PL37A	VREF_6_04	L9T_A0
AK3	6 (BL)	4	Ю	PL38C	_	_
AN2	6 (BL)	_	VDDIO6	VDDIO6	_	_
AG5	6 (BL)	4	Ю	PL38B	_	L10C_A0
AH5	6 (BL)	4	Ю	PL38A	_	L10T_A0
AN1	6 (BL)	4	Ю	PL39D	PLL_CK7C/HPPLL	L11C_D0
AM2	6 (BL)	4	Ю	PL39C	PLL_CK7T/HPPLL	L11T_D0
T17		_	Vss	Vss	_	_
AL3	6 (BL)	4	Ю	PL39B		L12C_D0
AK4	6 (BL)	4	Ю	PL39A		L12T_D0
T18	_	_	Vss	Vss		_
AM3	_	_	I	PTEMP	PTEMP	_
AN3	6 (BL)	_	VDDIO6	VDDIO6	_	_
AJ5	_	_	Ю	LVDS_R	LVDS_R	_
AL4	_	_	VDD33	VDD33	_	_
T19	_	_	Vss	Vss	_	_
AK5	_	_	VDD33	VDD33		_

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
AM4	6 (BL)	5	Ю	PB2A	DP2	L13T_D0
AL5	6 (BL)	5	Ю	PB2B	_	L13C_D0
AN7	6 (BL)	_	VDDIO6	VDDIO6	_	_
AP3	6 (BL)	5	Ю	PB2C	PLL_CK6T/PPLL	L14T_A0
AP4	6 (BL)	5	Ю	PB2D	PLL_CK6C/PPLL	L14C_A0
AN4	6 (BL)	5	Ю	PB3B	_	_
U16	_	_	Vss	Vss	_	_
AK6	6 (BL)	5	Ю	PB3C	_	L15T_A0
AK7	6 (BL)	5	Ю	PB3D	_	L15C_A0
AL6	6 (BL)	5	Ю	PB4A	VREF_6_05	L16T_A0
AM6	6 (BL)	5	Ю	PB4B	DP3	L16C_A0
AP1	6 (BL)	_	VDDIO6	VDDIO6	_	_
AN5	6 (BL)	6	Ю	PB4C	_	L17T_A0
AP5	6 (BL)	6	Ю	PB4D	_	L17C_A0
AK8	6 (BL)	6	Ю	PB5B	_	_
U17	_	_	Vss	Vss	_	_
AP6	6 (BL)	6	Ю	PB5C	VREF_6_06	L18T_D0
AP7	6 (BL)	6	Ю	PB5D	D14	L18C_D0
AM7	6 (BL)	6	Ю	PB6A	_	L19T_D0
AN6	6 (BL)	6	Ю	PB6B	_	L19C_D0
AP2	6 (BL)	_	VDDIO6	VDDIO6	_	_
AL8	6 (BL)	7	Ю	PB6C	D15	L20T_A0
AL9	6 (BL)	7	Ю	PB6D	D16	L20C_A0
AK9	6 (BL)	7	Ю	PB7B	_	_
U18	_	_	Vss	Vss	_	_
AN8	6 (BL)	7	Ю	PB7C	D17	L21T_A0
AM8	6 (BL)	7	Ю	PB7D	D18	L21C_A0
AN9	6 (BL)	7	Ю	PB8A	_	L22T_D0
AP8	6 (BL)	7	Ю	PB8B	_	L22C_D0
AK10	6 (BL)	7	Ю	PB8C	VREF_6_07	L23T_A0
AL10	6 (BL)	7	Ю	PB8D	D19	L23C_A0
AP9	6 (BL)	8	Ю	PB9B	_	_
U19	_	_	Vss	Vss	_	_
AM10	6 (BL)	8	Ю	PB9C	D20	L24T_A0
AM11	6 (BL)	8	Ю	PB9D	D21	L24C_A0
AK11	6 (BL)	8	Ю	PB10B	_	_
AN10	6 (BL)	8	Ю	PB10C	VREF_6_08	L25T_A0
AP10	6 (BL)	8	Ю	PB10D	D22	L25C_A0
AN11	6 (BL)	9	Ю	PB11A	_	L26T_A0
AP11	6 (BL)	9	Ю	PB11B	_	L26C_A0
V16	_	_	Vss	Vss	_	_
AL12	6 (BL)	9	Ю	PB11C	D23	L27T_A0
AK12	6 (BL)	9	Ю	PB11D	D24	L27C_A0
AN12	6 (BL)	9	Ю	PB12A	_	L28T_A0

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
AM12	6 (BL)	9	Ю	PB12B	_	L28C_A0
AP12	6 (BL)	9	Ю	PB12C	VREF_6_09	L29T_A0
AP13	6 (BL)	9	Ю	PB12D	D25	L29C_A0
AM13	6 (BL)	9	Ю	PB13A	_	L30T_D0
AN14	6 (BL)	9	Ю	PB13B	_	L30C_D0
V17	_	_	Vss	Vss	_	_
AP14	6 (BL)	10	Ю	PB13C	D26	L31T_A0
AP15	6 (BL)	10	Ю	PB13D	D27	L31C_A0
AK13	6 (BL)	10	Ю	PB14A	_	L32T_A0
AK14	6 (BL)	10	Ю	PB14B	_	L32C_A0
AM14	6 (BL)	10	Ю	PB14C	VREF_6_10	L33T_A0
AL14	6 (BL)	10	Ю	PB14D	D28	L33C_A0
AP17	6 (BL)	11	Ю	PB15A	_	L34T_A0
AP16	6 (BL)	11	Ю	PB15B	_	L34C_A0
AM15	6 (BL)	11	Ю	PB15C	D29	L35T_D0
AN16	6 (BL)	11	Ю	PB15D	D30	L35C_D0
AM17	6 (BL)	11	Ю	PB16A	_	L36T_A0
AM16	6 (BL)	11	Ю	PB16B	_	L36C_A0
AP18	6 (BL)	11	Ю	PB16C	VREF_6_11	L37T_A0
AP19	6 (BL)	11	Ю	PB16D	D31	L37C_A0
AL16	5 (BC)	1	Ю	PB17A	_	L1T_D0
AK15	5 (BC)	1	Ю	PB17B	_	L1C_D0
N22	_	_	Vss	Vss	_	_
AN18	5 (BC)	1	Ю	PB17C	_	L2T_A0
AN19	5 (BC)	1	Ю	PB17D	_	L2C_A0
AP20	5 (BC)	1	Ю	PB18A	_	L3T_A0
AP21	5 (BC)	1	Ю	PB18B	_	L3C_A0
AL17	5 (BC)	1	Ю	PB18C	VREF_5_01	L4T_D0
AK16	5 (BC)	1	Ю	PB18D	_	L4C_D0
P13	_	_	Vss	Vss	_	_
AM19	5 (BC)	2	Ю	PB19A	_	L5T_A0
AM18	5 (BC)	2	Ю	PB19B	_	L5C_A0
P14	_	_	Vss	Vss	_	_
AN20	5 (BC)	2	Ю	PB19C	PBCK0T	L6T_A0
AM20	5 (BC)	2	Ю	PB19D	PBCK0C	L6C_A0
AK17	5 (BC)	2	Ю	PB20A	_	L7T_D0
AL18	5 (BC)	2	Ю	PB20B	_	L7C_D0
AL11	5 (BC)	_	VDDIO5	VDDIO5	_	_
AP22	5 (BC)	2	Ю	PB20C	VREF_5_02	L8T_D0
AN21	5 (BC)	2	Ю	PB20D	_	L8C_D0
AM22	5 (BC)	2	Ю	PB21A	_	L9T_A0
AM21	5 (BC)	2	Ю	PB21B	_	L9C_A0
AP23	5 (BC)	3	Ю	PB21C	_	L10T_D0
AN22	5 (BC)	3	Ю	PB21D	VREF_5_03	L10C_D0

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
AL19	5 (BC)	3	Ю	PB22A	_	L11T_D0
AK18	5 (BC)	3	Ю	PB22B	_	L11C_D0
P15	_	_	Vss	VSS	_	_
AP24	5 (BC)	3	Ю	PB22C	_	L12T_D0
AN23	5 (BC)	3	Ю	PB22D	_	L12C_D0
AP25	5 (BC)	3	Ю	PB23A	_	L13T_A0
AP26	5 (BC)	3	Ю	PB23B	_	L13C_A0
AL13	5 (BC)	_	VDDIO5	VDDIO5	_	_
AL20	5 (BC)	3	Ю	PB23C	PBCK1T	L14T_D0
AK19	5 (BC)	3	Ю	PB23D	PBCK1C	L14C_D0
AK20	5 (BC)	3	Ю	PB24A	_	L15T_D0
AL21	5 (BC)	3	Ю	PB24B	_	L15C_D0
P20	_	_	Vss	VSS	_	_
AN24	5 (BC)	4	Ю	PB24C	_	L16T_D0
AM23	5 (BC)	4	Ю	PB24D	_	L16C_D0
AN26	5 (BC)	4	Ю	PB25A	_	L17T_A0
AN25	5 (BC)	4	Ю	PB25B	_	L17C_A0
AL15	5 (BC)	_	VDDIO5	VDDIO5	_	_
AK21	5 (BC)	4	Ю	PB25C	_	L18T_D0
AL22	5 (BC)	4	Ю	PB25D	VREF_5_04	L18C_D0
AM24	5 (BC)	4	Ю	PB26A	_	L19T_D0
AL23	5 (BC)	4	Ю	PB26B	_	L19C_D0
P21	_	_	Vss	Vss	_	_
AP27	5 (BC)	5	Ю	PB26C	_	L20T_A0
AN27	5 (BC)	5	Ю	PB26D	VREF_5_05	L20C_A0
AL24	5 (BC)	5	Ю	PB27A	_	L21T_D0
AM25	5 (BC)	5	Ю	PB27B	_	L21C_D0
AN13	5 (BC)	_	VDDIO5	VDDIO5	_	_
AP28	5 (BC)	5	Ю	PB27C	_	L22T_A0
AP29	5 (BC)	5	Ю	PB27D	_	L22C_A0
AN29	5 (BC)	6	Ю	PB28B	_	_
P22	_	_	Vss	Vss	_	_
AM27	5 (BC)	6	Ю	PB28C	_	L23T_D0
AN28	5 (BC)	6	Ю	PB28D	VREF_5_06	L23C_D0
AM26	5 (BC)	6	Ю	PB29B	_	_
AK22	5 (BC)	6	Ю	PB29C	_	L24T_A0
AK23	5 (BC)	6	Ю	PB29D		L24C_A0
AL25	5 (BC)	7	Ю	PB30B	_	_
R13	_		Vss	Vss	_	_
AP30	5 (BC)	7	Ю	PB30C	_	L25T_A0
AP31	5 (BC)	7	Ю	PB30D		L25C_A0
AK24	5 (BC)	7	Ю	PB31B		
AN15	5 (BC)	_	VDDIO5	VDDIO5	_	_
AM29	5 (BC)	7	Ю	PB31C	VREF_5_07	L26T_A0

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
AM28	5 (BC)	7	Ю	PB31D	_	L26C_A0
AN30	5 (BC)	7	Ю	PB32B	_	_
R14	_	_	Vss	VSS	_	_
AK25	5 (BC)	7	Ю	PB32C	_	L27T_D0
AL26	5 (BC)	7	Ю	PB32D	_	L27C_D0
AN17	5 (BC)	_	VDDIO5	VDDIO5	_	_
AL27	5 (BC)	8	Ю	PB33C	_	L28T_A0
AL28	5 (BC)	8	Ю	PB33D	VREF_5_08	L28C_A0
AN31	5 (BC)	8	Ю	PB34B	_	_
R15	_	_	Vss	Vss	_	_
AK26	5 (BC)	8	Ю	PB34D	_	_
AM30	5 (BC)	9	Ю	PB35B	_	_
AL29	5 (BC)	9	Ю	PB35D	VREF_5_09	_
AK27	5 (BC)	9	Ю	PB36B	_	_
R20	_	_	Vss	VSS	_	_
AL30	5 (BC)	9	Ю	PB36C	_	L29T_D0
AK29	5 (BC)	9	Ю	PB36D	_	L29C_D0
AK28	_	_	VDD33	VDD33	_	_
AA16	_	_	VDD15	VDD15	_	_
AP32	_	_	Ю	PSCHAR_LDIO9	_	_
AP33	_	_	Ю	PSCHAR_LDIO8	_	_
AN32	_	_	Ю	PSCHAR_LDIO7	_	_
AM31	_	_	Ю	PSCHAR_LDIO6	_	_
AA17	_	_	VDD15	VDD15	_	_
AM32	_	_	VDD33	VDD33	_	_
AL31	_	_	Ю	PSCHAR_LDIO5	_	_
AM33	_	_	Ю	PSCHAR_LDIO4	_	_
AA18	_	_	VDD15	VDD15	_	_
AK30	_	_	Ю	PSCHAR_LDIO3	_	_
AL32	_	_	Ю	PSCHAR_LDIO2	_	_
AA19	_	_	VDD15	VDD15	_	_
AB16	_	_	VDD15	VDD15	_	_
AK31	_	_	VDD33	VDD33	_	_
AJ30	_	_	Ю	PSCHAR_LDIO1	_	_
AK33	_	_	Ю	PSCHAR_LDIO0	_	_
AK34	_	_	Ю	PSCHAR_CKIO1	_	_
AJ31	_	_	Ю	PSCHAR_CKIO0	_	_
AJ33	_	_	Ю	PSCHAR_XCK	_	_
AJ34	_	_	Ю	PSCHAR_WDSYNC	_	_
AH30	_	_	Ю	PSCHAR_CV	_	_
AH31	_	_	Ю	PSCHAR_BYTSYNC	_	_
AH32	_	_	0	ATMOUT_B (no connect)	_	_
AH33	_	_	Vss	Vss	_	_
AH34	_	_	VDDGB_B	VDDGB_B		_

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
AA32	_	_	VDD_ANA	VDD_ANA	_	_
AF30	_	_	_	REXT_B	_	_
AF31	_	_	_	REXTN_B	_	_
AE30	_	_	I	REFCLKN_B	_	_
AE31	_	_	I	REFCLKP_B	_	_
AB32	_	_	Vss	Vss	_	_
AD30	_	_	VDDIB	VDDIB_BA	_	_
AD32	_	_	VDD_ANA	VDD_ANA	_	_
AF33	_	_	I	HDINN_BA	_	_
AC32	_	_	Vss	Vss	_	_
AF34	_	_	I	HDINP_BA	_	_
AE32	_	_	VDD_ANA	VDD_ANA	_	_
AD31	_	_	Vss	Vss	_	_
K32	_	_	VDD_ANA	VDD_ANA	_	_
AE33	_	_	0	HDOUTN_BA	_	_
AF32	_	_	Vss	Vss	_	_
AE34	_	_	0	HDOUTP_BA	_	_
AC30	_	_	VDDOB	VDDOB_BA	_	_
AG30	_	_	Vss	Vss	_	<u> </u>
AB30	_	_	VDDIB	VDDIB_BB	_	_
AD33	_	_	I	HDINN_BB	_	_
AG31	_	_	Vss	Vss	_	_
AD34	_	_	ı	HDINP_BB	_	_
AC31	_	_	Vss	Vss	_	_
AC33	_	_	0	HDOUTN_BB	_	_
AG32	_	_	Vss	VSS	_	_
AC34	_	_	0	HDOUTP_BB	_	_
AB31	_	_	VDDOB	VDDOB_BB	_	_
AG33	_	_	Vss	VSS	_	_
AA30	_	_	VDDIB	VDDIB_BC	_	_
AB33	_	_	I	HDINN_BC	_	_
AG34	_	_	Vss	VSS	_	_
AB34	_	_	ı	HDINP_BC	_	_
AA31	_	_	Vss	VSS	_	_
Y30	_	_	VDDOB	VDDOB_BC	_	_
AA33	_	_	0	HDOUTN_BC	_	<u> </u>
H30		_	Vss	VSS	_	<del>  _</del>
AA34		_	0	HDOUTP_BC	_	_
Y31	_	_	VDDOB	VDDOB_BC	_	_
H31	_	_	Vss	VSS	_	_
W30		_	VDDIB	VDDIB_BD	_	_
Y33	_	_	1	HDINN_BD	_	_
H32	_	_	VSS	VSS	_	_
Y34	_	_	I	HDINP_BD	_	_

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
W31	_	_	Vss	VSS	_	_
V30	_	_	VDDOB	VDDOB_BD	_	_
W33	_	_	0	HDOUTN_BD	<del>-</del>	_
H33	_	_	Vss	VSS	_	_
W34	_	_	0	HDOUTP_BD	_	_
V31	_	_	VDDOB	VDDOB_BD	_	_
H34	_	_	Vss	VSS	_	_
J32	_	_	Vss	VSS	_	_
U31	_	_	VDDOB	VDDOB_AD	<del>-</del>	_
T34	_	_	0	HDOUTP_AD	_	_
M32	_	_	Vss	VSS	_	_
T33	_	_	0	HDOUTN_AD	_	_
U30	_	_	VDDOB	VDDOB_AD	_	_
T31	_	_	Vss	VSS	_	_
R34	_	_	I	HDINP_AD	_	_
N32	_	_	Vss	Vss	_	_
R33	_	_	I	HDINN_AD	_	_
T30	_	_	VDDIB	VDDIB_AD	_	_
U32	_	_	Vss	Vss	_	_
R31	_	_	VDDOB	VDDOB_AC	_	_
P34	_	_	0	HDOUTP_AC	_	_
U33	_	_	Vss	Vss	_	_
P33	_	_	0	HDOUTN_AC	_	_
R30	_	_	VDDOB	VDDOB_AC	_	_
P31	_	_	Vss	Vss	_	_
N34	_	_	I	HDINP_AC	_	_
U34	_	_	Vss	Vss	_	_
N33	_	_	I	HDINN_AC	_	_
P30	_	_	VDDIB	VDDIB_AC	_	_
V32	_	_	Vss	Vss	_	_
M34	_	_	0	HDOUTP_AB	_	_
V33	_	_	Vss	Vss	_	_
M33	_	_	0	HDOUTN_AB	_	_
N31	_	_	VDDOB	VDDOB_AB	_	_
M31	_	_	Vss	Vss	_	_
L34	_	_	I	HDINP_AB	_	_
V34	_	_	Vss	Vss	_	_
L33	_	_	I	HDINN_AB	_	_
N30	_	_	VDDIB	VDDIB_AB	_	_
K34	_	_	0	HDOUTP_AA	_	_
K33	_	_	0	HDOUTN_AA	_	_
M30	_	_	VDDOB	VDDOB_AA	_	_
L32	_	_	VDD_ANA	VDD_ANA	_	_
L31	_	_	Vss	Vss	_	_

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
P32	_		VDD_ANA	VDD_ANA	_	_
J34	_		I	HDINP_AA	_	_
J33	_		I	HDINN_AA	_	_
R32	_		VDD_ANA	VDD_ANA	_	_
L30	_		VDDIB	VDDIB_AA	_	_
K31	_		_	REFCLKP_A	_	_
K30	_		_	REFCLKN_A	_	_
J31	_	_	0	REXTN_A	_	_
J30	_	_	0	REXT_A	_	_
Y32	_	_	VDD_ANA	VDD_ANA	_	_
G34	_	_	VDDGB_A	VDDGB_A	_	_
G33	_	_	Vss	Vss	_	_
G32	_	_	0	ATMOUT_A (no connect)	_	_
G31	_		I	PRESERVE01 (no connect)	_	_
F33	_		ı	PRESERVE02 (no connect)	_	_
G30	_	_	I	PRESERVE03 (no connect)	_	_
F31	_		0	PSYS_RSSIG_ALL	_	_
F30	_	_	ļ	PSYS_DOBISTN	_	_
E31	_	_	VDD33	VDD33	_	_
AB17		_	VDD15	VDD15	_	_
AB18		_	VDD15	VDD15	_	_
D32	_	_	ļ	PBIST_TEST_ENN	<del>_</del>	_
E30	_	_	ļ	PLOOP_TEST_ENN	_	_
AB19	_	_	VDD15	VDD15	_	_
D31	_	_	I	PASB_PDN	_	_
C32	_	_	I	PMP_TESTCLK	_	_
C31	_	_	VDD33	VDD33	_	_
AJ32	_	_	VDD15	VDD15	_	_
B32	_	_	I	PASB_RESETN	_	_
A33	_	_	I	PASB_TRISTN	_	_
B31		1	I	PMP_TESTCLK_ENN	_	_
A32	_	_	I	PASB_TESTCLK	_	_
AK32	ı	1	VDD15	VDD15	_	_
AB21	_		Vss	Vss	<del>_</del>	_
A31			VDD33	VDD33	_	_
B30	1 (TC)	7	Ю	PT36D		_
AB22	_	_	Vss	Vss	<del>_</del>	_
C30	1 (TC)	7	Ю	PT36B		_
D30	1 (TC)	7	Ю	PT35D		_
B13	1 (TC)	_	VDDIO1	VDDIO1	<del>_</del>	_
E29	1 (TC)	7	Ю	PT35B		_
E28	1 (TC)	7	Ю	PT34D	VREF_1_07	_
AN33	_		Vss	Vss		_
D29	1 (TC)	8	Ю	PT34B	_	_

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
B29	1 (TC)	8	Ю	PT33D	_	L1C_A0
C29	1 (TC)	8	Ю	PT33C	VREF_1_08	L1T_A0
B15	1 (TC)	_	VDDIO1	VDDIO1	_	_
E27	1 (TC)	8	Ю	PT32D	_	L2C_A0
E26	1 (TC)	8	Ю	PT32C	_	L2T_A0
AP34	_	_	Vss	Vss	_	_
A30	1 (TC)	8	Ю	PT32B	_	_
A29	1 (TC)	9	Ю	PT31D	_	L3C_D3
E25	1 (TC)	9	Ю	PT31C	VREF_1_09	L3T_D3
B17	1 (TC)	_	VDDIO1	VDDIO1	_	_
E24	1 (TC)	9	Ю	PT31A	_	_
B28	1 (TC)	9	Ю	PT30D	_	L4C_A0
C28	1 (TC)	9	Ю	PT30C	_	L4T_A0
B2	_	_	Vss	Vss	_	_
D28	1 (TC)	9	Ю	PT30A	_	_
C27	1 (TC)	9	Ю	PT29D	_	L5C_A0
D27	1 (TC)	9	Ю	PT29C	_	L5T_A0
E23	1 (TC)	9	Ю	PT29B	_	L6C_A0
E22	1 (TC)	9	Ю	PT29A	_	L6T_A0
D26	1 (TC)	1	Ю	PT28D	_	L7C_A0
D25	1 (TC)	1	Ю	PT28C	_	L7T_A0
B33	_	_	Vss	Vss	_	_
D24	1 (TC)	1	Ю	PT28B	_	L8C_A0
D23	1 (TC)	1	Ю	PT28A	_	L8T_A0
C26	1 (TC)	1	Ю	PT27D	VREF_1_01	L9C_A0
C25	1 (TC)	1	Ю	PT27C	_	L9T_A0
D11	1 (TC)	_	VDDIO1	VDDIO1	_	_
E21	1 (TC)	1	Ю	PT27B	_	L10C_A0
E20	1 (TC)	1	Ю	PT27A	_	L10T_A0
D22	1 (TC)	2	Ю	PT26D	_	L11C_A0
D21	1 (TC)	2	Ю	PT26C	VREF_1_02	L11T_A0
E34	_	_	Vss	Vss	_	_
A28	1 (TC)	2	Ю	PT26B	_	_
B26	1 (TC)	2	Ю	PT25D	_	L12C_A0
B25	1 (TC)	2	Ю	PT25C	_	L12T_A0
D13	1 (TC)	_	VDDIO1	VDDIO1	_	_
B27	1 (TC)	2	Ю	PT25B	_	_
A27	1 (TC)	3	Ю	PT24D	_	L13C_A0
A26	1 (TC)	3	Ю	PT24C	VREF_1_03	L13T_A0
N13	_	_	Vss	Vss	_	_
C24	1 (TC)	3	Ю	PT24B	_	_
C22	1 (TC)	3	Ю	PT23D	_	L14C_A0
C23	1 (TC)	3	Ю	PT23C	_	L14T_A0
D15	1 (TC)	_	VDDIO1	VDDIO1	_	_

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
B24	1 (TC)	3	Ю	PT23B	_	_
D20	1 (TC)	3	Ю	PT22D	_	L15C_A0
D19	1 (TC)	3	Ю	PT22C	_	L15T_A0
N14	_	_	Vss	Vss	_	_
E19	1 (TC)	3	Ю	PT22B	_	L16C_A0
E18	1 (TC)	3	Ю	PT22A	_	L16T_A0
C21	1 (TC)	4	Ю	PT21D	_	L17C_A0
C20	1 (TC)	4	Ю	PT21C	_	L17T_A0
A25	1 (TC)	4	Ю	PT21B	_	L18C_A0
A24	1 (TC)	4	Ю	PT21A	_	L18T_A0
B23	1 (TC)	4	Ю	PT20D	_	L19C_A0
A23	1 (TC)	4	Ю	PT20C	_	L19T_A0
N15	_	_	Vss	Vss	_	_
E17	1 (TC)	4	Ю	PT20B	_	L20C_A0
E16	1 (TC)	4	Ю	PT20A	_	L20T_A0
B22	1 (TC)	4	Ю	PT19D	_	L21C_A0
B21	1 (TC)	4	Ю	PT19C	VREF_1_04	L21T_A0
C18	1 (TC)	4	Ю	PT19B	_	L22C_A0
C19	1 (TC)	4	Ю	PT19A	_	L22T_A0
N20	_	_	Vss	Vss	_	_
A22	1 (TC)	5	Ю	PT18D	PTCK1C	L23C_A0
A21	1 (TC)	5	Ю	PT18C	PTCK1T	L23T_A0
N21	_	_	Vss	Vss	_	_
D17	1 (TC)	5	Ю	PT18B	_	L24C_A0
D18	1 (TC)	5	Ю	PT18A	_	L24T_A0
B20	1 (TC)	5	Ю	PT17D	PTCK0C	L25C_A0
B19	1 (TC)	5	Ю	PT17C	PTCK0T	L25T_A0
A20	1 (TC)	5	Ю	PT17B	_	L26C_A0
A19	1 (TC)	5	Ю	PT17A	_	L26T_A0
A18	1 (TC)	5	Ю	PT16D	VREF_1_05	L27C_A0
B18	1 (TC)	5	Ю	PT16C	_	L27T_A0
Y21	1	_	Vss	Vss	_	_
C17	1 (TC)	5	Ю	PT16B	_	L28C_D0
D16	1 (TC)	5	Ю	PT16A	_	L28T_D0
A17	1 (TC)	6	Ю	PT15D	_	L29C_D0
B16	1 (TC)	6	Ю	PT15C		L29T_D0
E15	1 (TC)	6	Ю	PT15B		L30C_A0
E14	1 (TC)	6	Ю	PT15A	_	L30T_A0
A16	1 (TC)	6	Ю	PT14D		L31C_A0
A15	1 (TC)	6	Ю	PT14C	VREF_1_06	L31T_A0
Y22	_	_	Vss	Vss	_	
D14	1 (TC)	6	Ю	PT14B	_	
C16	0 (TL)	1	Ю	PT13D	MPI_RTRY_N	L1C_A0
C15	0 (TL)	1	Ю	PT13C	MPI_ACK_N	L1T_A0

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
D7	0 (TL)	_	VDDIO0	VDDIO0	_	_
C14	0 (TL)	1	Ю	PT13B	_	L2C_A0
B14	0 (TL)	1	Ю	PT13A	VREF_0_01	L2T_A0
A14	0 (TL)	1	Ю	PT12D	MO	L3C_A0
A13	0 (TL)	1	Ю	PT12C	M1	L3T_A0
AA20	_	_	Vss	Vss	_	_
E12	0 (TL)	2	Ю	PT12B	MPI_CLK	L4C_A0
E13	0 (TL)	2	Ю	PT12A	A21/MPI_BURST_N	L4T_A0
C13	0 (TL)	2	Ю	PT11D	M2	L5C_A0
C12	0 (TL)	2	Ю	PT11C	M3	L5T_A0
B12	0 (TL)	2	Ю	PT11B	VREF_0_02	L6C_A0
A12	0 (TL)	2	Ю	PT11A	MPI_TEA_N	L6T_A0
D12	0 (TL)	3	Ю	PT10D	_	L7C_D0
C11	0 (TL)	3	Ю	PT10C	_	L7T_D0
B11	0 (TL)	3	Ю	PT10B	_	_
A11	0 (TL)	3	Ю	PT9D	VREF_0_03	L8C_A0
A10	0 (TL)	3	Ю	PT9C	_	L8T_A0
AA21	_	_	Vss	Vss	_	_
B10	0 (TL)	3	Ю	PT9B	_	_
E11	0 (TL)	3	Ю	PT8D	D0	L9C_D0
D10	0 (TL)	3	Ю	PT8C	TMS	L9T_D0
C10	0 (TL)	3	Ю	PT8B	_	_
A9	0 (TL)	4	Ю	PT7D	A20/MPI_BDIP_N	L10C_A0
В9	0 (TL)	4	Ю	PT7C	A19/MPI_TSZ1	L10T_A0
AA22	_	_	Vss	Vss	_	_
E10	0 (TL)	4	Ю	PT7B	_	_
A8	0 (TL)	4	Ю	PT6D	A18/MPI_TSZ0	L11C_A0
B8	0 (TL)	4	Ю	PT6C	D3	L11T_A0
D9	0 (TL)	4	Ю	PT6B	VREF_0_04	L12C_D0
C8	0 (TL)	4	Ю	PT6A	_	L12T_D0
E9	0 (TL)	5	Ю	PT5D	D1	L13C_D0
D8	0 (TL)	5	Ю	PT5C	D2	L13T_D0
AB13	_	_	Vss	Vss	_	_
A7	0 (TL)	5	O	PT5B	_	L14C_A0
A6	0 (TL)	5	Ю	PT5A	VREF_0_05	L14T_A0
C7	0 (TL)	5	Ю	PT4D	TDI	L15C_D0
B6	0 (TL)	5	Ю	PT4C	TCK	L15T_D0
E8	0 (TL)	5	Ю	PT4B	_	L16C_A0
E7	0 (TL)	5	Ю	PT4A	_	L16T_A0
A5	0 (TL)	6	Ю	PT3D	_	L17C_A0
B5	0 (TL)	6	Ю	PT3C	VREF_0_06	L17T_A0
AB14	_	_	Vss	Vss	_	_
C6	0 (TL)	6	Ю	PT3B	_	L18C_A0
D6	0 (TL)	6	Ю	PT3A	_	L18T_A0

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
C4	0 (TL)	6	Ю	PT2D	PLL_CK1C/PPLL	L19C_A0
B4	0 (TL)	6	Ю	PT2C	PLL_CK1T/PPLL	L19T_A0
A4	0 (TL)	6	Ю	PT2B	_	L20C_A0
A3	0 (TL)	6	Ю	PT2A	_	L20T_A0
D5	_	_	0	PCFG_MPI_IRQ	CFG_IRQ_N/MPI_IRQ_N	_
E6	_	_	Ю	PCCLK	CCLK	_
D4	_	_	Ю	PDONE	DONE	_
E5	_	_	VDD33	VDD33	_	
AB15	_	_	Vss	Vss	_	
AL33	_	_	VDD15	VDD15	_	_
AL34	_	_	VDD15	VDD15	_	_
AM34	_	_	VDD15	VDD15	_	
AN34	_	_	VDD15	VDD15	_	_
B34	_	_	VDD15	VDD15	_	_
C33	_	_	VDD15	VDD15	_	
C34	_	_	VDD15	VDD15	_	_
D33	_	_	VDD15	VDD15	_	_
D34	_	_	VDD15	VDD15	_	_
E32	_	_	VDD15	VDD15	_	_
E33	_	_	VDD15	VDD15	_	_
F32	_	_	VDD15	VDD15	_	_
F34	_	_	VDD15	VDD15	_	_
N16	_	_	VDD15	VDD15	_	_
N17	_	_	VDD15	VDD15	_	_
N18	_	_	VDD15	VDD15	_	_
N19	_	_	VDD15	VDD15	_	_
P16	_	_	VDD15	VDD15	_	_
P17	_	_	VDD15	VDD15	_	_
P18	_	_	VDD15	VDD15	_	_
P19	_	_	VDD15	VDD15	_	_
R16	_	_	VDD15	VDD15	_	_
R17	_	_	VDD15	VDD15	_	_
R18	_	_	VDD15	VDD15	_	_
R19	_	_	VDD15	VDD15	_	_
T13	_	_	VDD15	VDD15	_	_
T14	_	_	VDD15	VDD15	_	_
T15	_	_	VDD15	VDD15	_	_
T20	_	_	VDD15	VDD15	_	_
T21	_	_	VDD15	VDD15	_	_
T22	_	_	VDD15	VDD15	_	_
U13	_	_	VDD15	VDD15	_	_
U14	_	_	VDD15	VDD15	_	_
U15	_	_	VDD15	VDD15	_	_
U20	_	_	VDD15	VDD15	_	

680-PBGAM	VDDIO Bank	VREF Group	I/O	Pin Description	Additional Function	680-PBGAM
U21	_	_	VDD15	VDD15	_	_
U22	_	_	VDD15	VDD15	_	_
V13	_	_	VDD15	VDD15	_	_
V14	_	_	VDD15	VDD15	_	_
V15	_	_	VDD15	VDD15	_	_
V20	_	_	VDD15	VDD15	_	_
V21	_	_	VDD15	VDD15	_	_
V22	_	_	VDD15	VDD15	_	_
W13	_	_	VDD15	VDD15	_	_
W14	_	_	VDD15	VDD15	_	_
W15	_	_	VDD15	VDD15	_	_
W20	_	_	VDD15	VDD15	_	_
W21	_	_	VDD15	VDD15	_	_
W22	_	_	VDD15	VDD15	_	_
Y16	_	_	VDD15	VDD15	_	_
Y17	_	_	VDD15	VDD15	_	_
Y18	_	_	VDD15	VDD15	_	_
Y19	_	_	VDD15	VDD15	_	_
T32	_	_	NC	NC	_	_
W32	_	_	NC	NC	_	_

Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

## **Package Thermal Characteristics Summary**

There are three thermal parameters that are in common use:  $\Theta_{JA}$ ,  $\psi_{JC}$ , and  $\Theta_{JC}$ . It should be noted that all the parameters are affected, to varying degrees, by package design (including paddle size) and choice of materials, the amount of copper in the test board or system board, and system airflow.

### $\Theta_{\mathsf{JA}}$

This is the thermal resistance from junction to ambient (theta-JA, R-theta, etc.):

$$\Theta_{JA} = \frac{T_J - T_A}{\Omega} \tag{1}$$

where  $T_J$  is the junction temperature,  $T_A$ , is the ambient air temperature, and Q is the chip power.

Experimentally,  $\Theta_{JA}$  is determined when a special thermal test die is assembled into the package of interest, and the part is mounted on the thermal test board. The diodes on the test chip are separately calibrated in an oven. The package/board is placed either in a JEDEC natural convection box or in the wind tunnel, the latter for forced convection measurements. A controlled amount of power (Q) is dissipated in the test chip's heater resistor, the chip's temperature  $(T_J)$  is determined by the forward drop on the diodes, and the ambient temperature  $(T_A)$  is noted. Note that  $\Theta_{JA}$  is expressed in units of  $^{\circ}$ C/W.

#### ψдс

This JEDEC designated parameter correlates the junction temperature to the case temperature. It is generally used to infer the junction temperature while the device is operating in the system. It is not considered a true thermal resistance and it is defined by:

$$\psi_{JC} = \frac{T_J - T_C}{Q} \tag{2}$$

where  $T_C$  is the case temperature at top dead center,  $T_J$  is the junction temperature, and Q is the chip power. During the  $\Theta_{JA}$  measurements described above, besides the other parameters measured, an additional temperature reading,  $T_C$ , is made with a thermocouple attached at top-dead-center of the case.  $\psi_{JC}$  is also expressed in units of  ${}^{\circ}C/W$ 

## $\Theta_{JC}$

This is the thermal resistance from junction to case. It is most often used when attaching a heat sink to the top of the package. It is defined by:

$$\Theta_{JC} = \frac{T_J - T_C}{Q} \tag{3}$$

The parameters in this equation have been defined above. However, the measurements are performed with the case of the part pressed against a water-cooled heat sink to draw most of the heat generated by the chip out the top of the package. It is this difference in the measurement process that differentiates  $\Theta_{JC}$  from  $\psi_{JC}$ .  $\Theta_{JC}$  is a true thermal resistance and is expressed in units of °C/W.

## $\Theta_{JB}$

This is the thermal resistance from junction to board. It is defined by:

$$\Theta_{JB} = \frac{T_J - T_B}{Q} \tag{4}$$

where TB is the temperature of the board adjacent to a lead measured with a thermocouple. The other parameters on the right-hand side have been defined above. This is considered a true thermal resistance, and the measurement is made with a water-cooled heat sink pressed against the board to draw most of the heat out of the leads. Note that  $\Theta_{JB}$  is expressed in units of °C/W and that this parameter and the way it is measured are still being discussed by the JEDEC committee.

### **FPSC Maximum Junction Temperature**

Once the power dissipated by the FPSC has been determined, the maximum junction temperature of the FPSC can be found. This is needed to determine if speed derating of the device from the 85 °C junction temperature used in all of the delay tables is needed. Using the maximum ambient temperature, TAmax, and the power dissipated by the device, Q (expressed in °C), the maximum junction temperature is approximated by:

$$T_{,lmax} = T_{Amax} + (Q \cdot \Theta_{,lB})$$
 (5)

## **Package Thermal Characteristics**

The thermal characteristics of the 484-ball PBGAM (fpBGA with heat spreader) used for the ORT42G5, the 680-ball PBGAM (fpBGA with heat spreader) and the 680-ball fpBGA used for the ORT82G5 are available in the Thermal Management section of the Lattice web site at <a href="https://www.latticesemi.com">www.latticesemi.com</a>.

### **Heat Sink Vendors for BGA Packages**

The estimated worst-case power requirements for the ORT42G5 and ORT82G5 are in the 3 W to 5 W range. Consequently, for most applications an external heat sink will be required. Table 46 lists, in alphabetical order, heat sink vendors who advertise heat sinks aimed at the BGA market.

Table 46. Heat Sink Vendors

Vendor	Location	Phone
Aavid Thermalloy	Concord, NH	(603) 224-9988
Chip Coolers	Warwick, RI	(800) 227-0254
IERC	Burbank, CA	(818) 842-7277
R-Theta	Buffalo, NY	(800) 388-5428
Sanyo Denki	Torrance, CA	(310) 783-5400
Wakefield Thermal Solutions	Pelham, NH	(800) 325-1426

## **Package Parasitics**

The electrical performance of an IC package, such as signal quality and noise sensitivity, is directly affected by the package parasitics. Table 47 lists eight parasitics associated with the ORCA packages. These parasitics represent the contributions of all components of a package, which include the bond wires, all internal package routing, and the external leads.


Four inductances in nH are listed: LSW and LSL, the self-inductance of the lead; and LMW and LML, the mutual inductance to the nearest neighbor lead. These parameters are important in determining ground bounce noise and inductive crosstalk noise. Three capacitances in pF are listed: CM, the mutual capacitance of the lead to the nearest neighbor lead; and C1 and C2, the total capacitance of the lead to all other leads (all other leads are assumed to be grounded). These parameters are important in determining capacitive crosstalk and the capacitive loading effect of the lead. Resistance values are in  $m\Omega$ .

The parasitic values in Table 47 are for the circuit model of bond wire and package lead parasitics. If the mutual capacitance value is not used in the designer's model, then the value listed as mutual capacitance should be added to each of the C1 and C2 capacitors.

Table 47. ORCA Typical Package Parasitics

Lsw	LMW	RW	C1	C2	См	LSL	LML
3.8	1.3	250	1.0	1.0	0.3	2.8-5	0.5 -1


Figure 41. Package Parasitics



## **Package Outline Drawings**

Package Outline Drawings for the 484-ball PBGAM (fpBGA) used for the ORT42G5 and 680-ball PBGAM (fpBGA) used for the ORT82G5 are available in the Package Diagrams section of the Lattice Semiconductor web site at www.latticesemi.com.

## **Part Number Description**



## **Device Type Options**

Device	Voltage
	1.5V internal 3.3/2.5/1.8/ 1.5V I/O
ORT82G5	1.5V internal 3.3/2.5/1.8/ 1.5V I/O

## **Ordering Information**

## **Conventional Packaging**

#### Commercial<sup>1</sup>

Device Family	Part Number	Speed Grade	Package Type	Ball Count	Grade
	ORT42G5-3BM484C	3	PBGAM	484	С
ORT42G5	ORT42G5-2BM484C	2	PBGAM	484	С
	ORT42G5-1BM484C	1	PBGAM	484	С
	ORT82G5-3F680C	3	PBGAM (No Heat Spreader)	680	С
	ORT82G5-2F680C	2	PBGAM (No Heat Spreader)	680	С
ORT82G5	ORT82G5-1F680C	1	PBGAM (No Heat Spreader)	680	С
ON 162G5	ORT82G5-3BM680C2 <sup>2</sup>	3	PBGAM (With Heat Spreader)	680	С
	ORT82G5-2BM680C <sup>2</sup>	2	PBGAM (With Heat Spreader)	680	С
	ORT82G5-1BM680C <sup>2</sup>	1	PBGAM (With Heat Spreader)	680	С

<sup>1.</sup> For all but the slowest commercial speed grade, the speed grades on these devices are dual marked. For example, the commercial speed grade -2XXXXXC is also marked with the industrial grade -1XXXXXI. The commercial grade is always one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade is marked as commercial grade only.

<sup>2.</sup> BM680 package was converted to F680 via PCN#09A-08.

## Industrial<sup>1</sup>

Device Family	Part Number	Speed Grade	Package Type	Ball Count	Grade
ORT42G5	ORT42G5-2BM484I	2	PBGAM	484	I
OH142G5	ORT42G5-1BM484I	1	PBGAM	484	I
	ORT82G5-2F680I	2	PBGAM (No Heat Spreader)	680	I
ORT82G5	ORT82G5-1F680I	1	PBGAM (No Heat Spreader)	680	I
UR182G5	ORT82G5-2BM680I <sup>2</sup>	2	PBGAM (With Heat Spreader)	680	I
	ORT82G5-1BM680I <sup>2</sup>	1	PBGAM (With Heat Spreader)	680	I

<sup>1.</sup> For all but the slowest commercial speed grade, the speed grades on these devices are dual marked. For example, the commercial speed grade -2XXXXXC is also marked with the industrial grade -1XXXXXI. The commercial grade is always one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade is marked as commercial grade only.

## **Lead-Free Packaging**

#### Commercial<sup>1</sup>

Device Family	Part Number	Speed Grade	Package Type	Ball Count	Grade
	ORT42G5-3BMN484C	3	Lead-Free PBGAM	484	С
ORT42G5	ORT42G5-2BMN484C	2	Lead-Free PBGAM	484	С
	ORT42G5-1BMN484C	1	Lead-Free PBGAM	484	С
	ORT82G5-3FN680C	3	Lead-Free FPGA (No Heat Spreader) <sup>2</sup>	680	С
ORT82G5	ORT82G5-2FN680C	2	Lead-Free FPGA (No Heat Spreader) <sup>2</sup>	680	С
	ORT82G5-1FN680C	1	Lead-Free FPGA (No Heat Spreader) <sup>2</sup>	680	С

<sup>1.</sup> For all but the slowest commercial speed grade, the speed grades on these devices are dual marked. For example, the commercial speed grade -2XXXXXC is also marked with the industrial grade -1XXXXXI. The commercial grade is always one speed grade faster.

### Industrial1

Device Family	Part Number	Speed Grade	Package Type	Ball Count	Grade
ORT42G5	ORT42G5-2BMN484I	2	Lead-Free PBGAM	484	I
	ORT42G5-1BMN484I	1	Lead-Free PBGAM	484	I
ORT82G5	ORT82G5-2FN680I	2	Lead-Free FPGA (No Heat Spreader) <sup>2</sup>	680	I
	ORT82G5-1FN680I	1	Lead-Free FPGA (No Heat Spreader) <sup>2</sup>	680	I

<sup>1.</sup> For all but the slowest commercial speed grade, the speed grades on these devices are dual marked. For example, the commercial speed grade -2XXXXXC is also marked with the industrial grade -1XXXXXI. The commercial grade is always one speed grade faster.

<sup>2.</sup> BM680 package was converted to F680 via PCN#09A-08.

<sup>2.</sup> Refer to the Thermal Management document at  $\underline{www.latticesemi.com}$  for  $\Theta_{JA}$  and  $\Theta_{JC}$  information.

<sup>2.</sup> Refer to the Thermal Management document at <u>www.latticesemi.com</u> for  $\Theta_{JA}$  and  $\Theta_{JC}$  information.

## **Lattice Semiconductor**

# **Technical Support Assistance**

Hotline: 1-800-LATTICE (North America)

+1-503-268-8001 (Outside North America)

e-mail: techsupport@latticesemi.com

Internet: www.latticesemi.com

# **Revision History**

Date	Version	Change Summary	
_	_	Previous Lattice releases.	
July 2008	07.0	BM680 conversion to F680 per PCN#09A-08.	



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

#### Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов:
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: <u>org@eplast1.ru</u>

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.