© Flex

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C October 2017

Key Features

- Small package 30.85 x 20.0 x 8.2 mm (1.215 x 0.787 x 0.323 in) SIP: 33.0 x 7.6 x 18.1 mm (1.30 x 0.30 x 0.713 in)
- 0.6 V 3.3 V output voltage range •
- High efficiency, typ. 97.2% at 5Vin, 3.3Vout half load •
- Configuration and Monitoring via PMBus •
- Adaptive compensation of PWM control loop & fast loop • transient response
- Synchonization & phase spreading
- Current sharing, Voltage Tracking & Voltage margining
- MTBF 14.2 Mh

General Characteristics

- Fully regulated •
- For narrow board pitch applications (15 mm/0.6 in)
- Non-Linear Response for reduction of decoupling cap. •
- Input under voltage shutdown •
- Over temperature protection •
- Output short-circuit & Output over voltage protection ٠
- Remote control & Power Good ٠
- Voltage setting via pin-strap or PMBus •
- Configurable via Graphical User Interface •
- ISO 9001/14001 certified supplier •
- Highly automated manufacturing ensures guality



Safety Approvals

c **N**us

Design for Environment



Meets requirements in high-temperature lead-free soldering processes.

Contents

Ordering Information General Information Safety Specification Absolute Maximum Ratings

Electrical Specification 40A/ 0.6-3.3V Through hole and Surface mount version 40A/ 0.6-3.3V Single in Line version (SIP) 50A/ 0.6-3.3V Through hole and Surface mount version 50A/ 0.6-3.3V Single in Line version (SIP)

EMC Specification **Operating Information** Thermal Consideration Connections Mechanical Information Soldering Information Delivery Information Product Qualification Specification

.....2

BMR4640002, BMR4641002	5
BMR4642002	14
BMR4640008, BMR4641008	23
BMR4642008	32

 41
 53
 63
 67
 69



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

Ordering Information

Product program	Output
BMR 464 x002/001 (x=0,1,2)	0.6-3.3 V, 40 A/ 132 W
BMR 464 x008/001 (x=0,1,2)	0.6-3.3 V, 50 A/ 165 W

Product number and Packaging

BMR 464 n1n2n3n4/n5n6n7n8									
Options	n ₁	n ₂	n ₃	n ₄	/	n ₅	n ₆	n ₇	n ₈
Mounting	0				/				
Mechanical		0			/				
Hardware Variants			0	0	/				
Configuration file					/	0	0	0	
Packaging					/				0

Options	Descr	iption
n ₁	0 1 2	Through hole mount version (TH) Surface mount version (SMD) Single in line (SIP)
n ₂	0 1	Standard mechanical option 5.5mm pin length (for SIP)
n ₃ n ₄	02 08	40 A 50 A, Dynamic Loop Compensation
n ₅ n ₆ n ₇	001 002 2xx	CTRL pin positive logic (active high) CTRL pin negative logic (active low) Parallel Operation (200 for Master, 210 for Slave)
n ₈	B C	Antistatic tray of 100 products (SIP only) Antistatic tape & reel of 130 products (Sample delivery avalable in lower quantities. Not for SIP)

Example: Product number BMR 464 0002/001C equals a through-hole mounted, open frame, PMBus and analog pin strap, positive RC logic, standard configuration variant, package tape&reel.

General Information Reliability

The failure rate (λ) and mean time between failures (MTBF= 1/ λ) is calculated at max output power and an operating ambient temperature (T_A) of +40°C. Flex uses Telcordia SR-332 Issue 2 Method 1 to calculate the mean steady-state failure rate and standard deviation (σ).

Telcordia SR-332 Issue 2 also provides techniques to estimate the upper confidence levels of failure rates based on the mean and standard deviation.

Mean steady-state failure rate, λ	Std. deviation, σ
71 nFailures/h	12.7 nFailures/h
MTBF (mean value) for the BMR 4	64 series = 14.2 Mh.

EN/LZT 146 435 R4C

October 2017

© Flex

MTBF at 90% confidence level = 11.52 Mh

Compatibility with RoHS requirements

The products are compatible with the relevant clauses and requirements of the RoHS directive 2011/65/EU and have a maximum concentration value of 0.1% by weight in homogeneous materials for lead, mercury, hexavalent chromium, PBB and PBDE and of 0.01% by weight in homogeneous materials for cadmium.

Exemptions in the RoHS directive utilized in Flex products are found in the Statement of Compliance document.

Flex fulfills and will continuously fulfill all its obligations under regulation (EC) No 1907/2006 concerning the registration, evaluation, authorization and restriction of chemicals (REACH) as they enter into force and is through product materials declarations preparing for the obligations to communicate information on substances in the products.

Quality Statement

The products are designed and manufactured in an industrial environment where quality systems and methods like ISO 9000, Six Sigma, and SPC are intensively in use to boost the continuous improvements strategy. Infant mortality or early failures in the products are screened out and they are subjected to an ATE-based final test. Conservative design rules, design reviews and product qualifications, plus the high competence of an engaged work force, contribute to the high quality of the products.

Warranty

Warranty period and conditions are defined in Flex General Terms and Conditions of Sale.

Limitation of Liability

Flex does not make any other warranties, expressed or implied including any warranty of merchantability or fitness for a particular purpose (including, but not limited to, use in life support applications, where malfunctions of product can cause injury to a person's health or life).

© Flex 2017

The information and specifications in this technical specification is believed to be correct at the time of publication. However, no liability is accepted for inaccuracies, printing errors or for any consequences thereof. Flex reserves the right to change the contents of this technical specification at any time without prior notice.

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Safety Specification

General information

Flex DC/DC converters and DC/DC regulators are designed in accordance with safety standards IEC/EN/UL 60950-1 *Safety of Information Technology Equipment.*

IEC/EN/UL 60950-1 contains requirements to prevent injury or damage due to the following hazards:

- Electrical shock
- Energy hazards
- Fire
- Mechanical and heat hazards
- Radiation hazards
- Chemical hazards

On-board DC/DC converters and DC/DC regulators are defined as component power supplies. As components they cannot fully comply with the provisions of any safety requirements without "Conditions of Acceptability". Clearance between conductors and between conductive parts of the component power supply and conductors on the board in the final product must meet the applicable safety requirements. Certain conditions of acceptability apply for component power supplies with limited stand-off (see Mechanical Information for further information). It is the responsibility of the installer to ensure that the final product housing these components complies with the requirements of all applicable safety standards and regulations for the final product.

Component power supplies for general use should comply with the requirements in IEC 60950-1, EN 60950-1 and UL 60950-1 *Safety of Information Technology Equipment.* There are other more product related standards, e.g. IEEE 802.3 *CSMA/CD (Ethernet) Access Method*, and ETS-300132-2 *Power supply interface at the input to telecommunications equipment, operated by direct current (dc)*, but all of these standards are based on IEC/EN/UL 60950-1 with regards to safety.

Flex DC/DC converters, Power interface modules and DC/DC regulators are UL 60950-1 recognized and certified in accordance with EN 60950-1. The flammability rating for all construction parts of the products meet requirements for V-0 class material according to IEC 60695-11-10, *Fire hazard testing, test flames* – 50 W horizontal and vertical flame test methods.

Non-isolated DC/DC regulators

The input voltage to the DC/DC regulator is SELV (Safety Extra Low Voltage) and the output remains SELV under normal and abnormal operating conditions.

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex October 2017

Absolute Maximum Ratings

Chara	acteristics		min	typ	max	Unit
T _{P1} , T _{P2}	P1, TP2 Operating temperature (see Thermal Consideration section)				125	°C
Ts	Γ _s Storage temperature		-40		125	°C
VI	V ₁ Input voltage (See Operating Information Section for input and output voltage relations)		-0.3		16	V
Logic I	/O voltage	CTRL, SA0, SA1, SALERT, SCL, SDA, VSET, SYNC, GCB, PG	-0.3		6.5	V
Groun	d voltage differential	-S, PREF, GND	-0.3		0.3	V
Analog	g pin voltage	V ₀ , +S, VTRK	-0.3		6.5	V

Stress in excess of Absolute Maximum Ratings may cause permanent damage. Absolute Maximum Ratings, sometimes referred to as no destruction limits, are normally tested with one parameter at a time exceeding the limits in the Electrical Specification. If exposed to stress above these limits, function and performance may degrade in an unspecified manner.

Configuration File

This product is designed with a digital control circuit. The control circuit uses a configuration file which determines the functionality and performance of the product. The Electrical Specification table shows parameter values of functionality and performance with the default configuration file, unless otherwise specified. The default configuration file is designed to fit most application needs with focus on high efficiency. If different characteristics are required it is possible to change the configuration file to optimize certain performance characteristics. Note that current sharing operation requires changed configuration file. See application notes AN307 for further information.

In this Technical specification examples are included to show the possibilities with digital control. See Operating Information section for information about trade offs when optimizing certain key performance characteristics.

Fundamental Circuit Diagram



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

BMR 464 0002, BMR 464 1002

Electrical Specification

 T_{P1} = -30 to +95 °C, V_l = 4.5 to 14 V, V_l > V_O + 1.0 V Typical values given at: T_{P1} = +25 °C, V_l = 12.0 V, max I_O , unless otherwise specified under Conditions. Default configuration file, 190 10-CDA 102 0206/001.

External C_{IN} = 470 µF/10 m Ω , C_{OUT} = 470 µF/10 m Ω . See Operating Information section for selection of capacitor types. Sense pins are connected to the output pins.

Chara	acteristics	Conditions	min	typ	max	Unit
Vi	Input voltage rise time	monotonic			2.4	V/ms
	Output voltage without pin strap			1.2		V
	Output voltage adjustment range		0.60		3.3	V
	Output voltage adjustment including margining	See Note 17	0.54		3.63	V
	Output voltage set-point resolution			±0.025		% FS
		Including line, load, temp. See Note 14	-1		1	%
	Output voltage accuracy	Current sharing operation See Note 15	-2		2	%
Vo	Internal resistance +S/-S to VOUT/GND			4.7		Ω
		V ₀ = 0.6 V		2		
	Line regulation	V _o = 1.0 V		3		mV
	Line regulation	V _o = 1.8V		3		111V
		V ₀ = 3.3 V		3		
		V ₀ = 0.6 V		2		
	Load regulation; $I_0 = 0 - 100\%$	V _o = 1.0 V		2		mV
		V _o = 1.8V		2		IIIV
		V _o = 3.3 V		2		
	Output ringle 8 pains	V _o = 0.6 V		15		
V _{Oac}	Output ripple & noise $C_0 = 470 \ \mu F$ (minimum external	V _o = 1.0 V		20		mVp-p
♥ Uac	capacitance). See Note 11	V _o = 1.8 V		25		
		V ₀ = 3.3 V		35		

lo	Output current		See Note 18	0.001		40	А
			V _o = 0.6 V		2.45		
1.	Static input curr	ent at max L	V _o = 1.0 V		3.80		А
IS			V _o = 1.8 V		6.49		~
			V _o = 3.3 V		11.58		
l _{lim}	Current limit thr	eshold		42		52	А
			V _o = 0.6 V		10		А
	Short circuit	RMS, hiccup mode,	V _o = 1.0 V		9		
I _{SC}	current	See Note 3	V _o = 1.8 V		9		
			V _o = 3.3 V		7		

		$V_0 = 0.6 V$	84.6				
	50% of max L	V _o = 1.0 V	89.7	%			
	50 % UI IIIAX I0	V ₀ = 1.8 V	93.3	/0			
Efficiency		V _o = 3.3 V	95.3				
Efficiency		V _o = 0.6 V	81.8				
	maxi	V _o = 1.0 V	87.7	%			
max 1 ₀	IIIax I ₀	V _o = 1.8 V	92.4	70			
	V _o = 3.3 V	95.0					
		V _o = 0.6 V	5.37				
Dowor dissinctio	n at may l	V _o = 1.0 V	5.60	w			
	in at max 10	V _o = 1.8 V	5.92	vv			
		V _o = 3.3 V	6.98				
		V _o = 0.6 V	1.10				
		V _o = 1.0 V	1.10	w			
		V _o = 1.8 V	1.40	vv			
(110 1000)		V ₀ = 3.3 V	2.20				
	Efficiency Power dissipation Input idling power (no load)	max Io Power dissipation at max Io Input idling power Default configuration: Continues Conduction	$ \begin{array}{c} \mbox{Efficiency} \\ \mbox{Efficiency} \\ \mbox{I}_0 \\ \mbox{I}_$	$ \begin{tabular}{ c c c c c c } & & & & & & & & & & & & & & & & & & $			

BMR46(series PoL Regulators

Technical Specification EN/LZT 146 435 R4C October 2017 © Flex

	•	tput up to 50			© Flex		
Charao	cteristics		Conditions	min	typ	max	Unit
P _{ctrl}	Input standby power	Turned off with CTRL-pin	Default configuration: Monitoring enabled, Precise timing enabled		180		mW
Ci	Internal input ca	pacitance			140		μF
Co	Internal output of	capacitance			400		μF
	Total external or	utput capacitance	See Note 9	470		30 000	μF
C _{OUT}			See Note 9	5		30	mΩ

	Load transient peak voltage	Default configuration	V ₀ = 0.6 V	250	
V _{tr1} (H to L)	di/dt = 2 A/ μ s C _o = 470 μ F (minimum	V ₀ = 1.0 V	250	mV	
v tr1	Load step 25-75-25% of	external capacitance) see Note 12	V _o = 1.8 V	240	IIIV
	max I _o	see note 12	V ₀ = 3.3 V	220	
	Load transient recovery time,	Default configuration	V _o = 0.6 V	150	
+	Note 5	ote 5 di/dt = $2 A/\mu s$ d to L) $C_0 = 470 \ \mu F$ (minimum external capacitance) 5-75-25% of see Note 12	V _o = 1.0 V	100	110
t _{tr1}	Load step		V _o = 1.8 V	100	μs
	25-75-25% of max I ₀		V ₀ = 3.3 V	50	

	Switching frequency			320	kHz
fs	Switching frequency range	PMBus configurable	200-640		kHz
	Switching frequency set-point accuracy		-5	5	%
	Control Circuit PWM Duty Cycle		5	95	%
	Minimum Sync Pulse Width		150		ns
	Input Clock Frequency Drift Tolerance	External clock source	-13	13	%

	UVLO threshold		3.85	V
	UVLO threshold range	PMBus configurable	3.85-14	V
Input Under Voltage	Set point accuracy		-150 150	mV
Lockout,	UVLO hysteresis		0.35	V
UVLO	UVLO hysteresis range	PMBus configurable	0-10.15	V
	Delay		2.5	μs
	Fault response	See Note 3	Automatic restart, 70 ms	
	IOVP threshold		16	V
	IOVP threshold range	PMBus configurable	4.2-16	V
Input Over Voltage	Set point accuracy		-150 150	mV
Protection,	IOVP hysteresis		1	V
IOVP	IOVP hysteresis range	PMBus configurable	0-11.8	V
	Delay		2.5	μs
	Fault response	See Note 3	Automatic restart, 70 ms	
	PG threshold		90	% Vo
Power Good, PG,	PG hysteresis		5	% Vo
See Note 2	PG delay		10	ms
	PG delay range	PMBus configurable	0-500	S
	UVP threshold		85	% V _o
	UVP threshold range	PMBus configurable	0-100	% V _o
o	UVP hysteresis		5	% V _o
Output voltage Over/Under Voltage	OVP threshold		115	% V ₀
Protection.	OVP threshold range	PMBus configurable	100-115	% Vo
OVP/UVP	UVP/OVP response time		25	μs
	UVP/OVP response time range	PMBus configurable	5-60	μs
	Fault response	See Note 3	Automatic restart, 70 ms	

Technical Specification EN/LZT 146 435 R4C BMR46(series PoL Regulators October 2017 Input 4.5-14 V, Output up to 50 A / 165 W © Flex Characteristics Conditions Unit typ min max OCP threshold 48 А OCP threshold range PMBus configurable 0-48 А Over Current T_{sw} Protection, Protection delay, See Note 4 32 OCP T_{sw} Protection delay range PMBus configurable 1-32 Fault response See Note 3 Automatic restart, 70 ms OTP threshold 120 °C Over Temperature OTP threshold range PMBus configurable -40...+120 °C Protection, OTP hysteresis 15 °C OTP at P1 OTP hysteresis range PMBus configurable 0-160 °C See Note 8 Fault response See Note 3 Automatic restart, 240 ms VIL Logic input low threshold SYNC, SA0, SA1, SCL, SDA, 0.8 V GCB, CTRL, VSET VIH Logic input high threshold 2 V Logic input low sink current CTRL 0.6 mΑ I_{IL} VoL Logic output low signal level 0.4 V 2.25 V_{OH} Logic output high signal level SYNC, SCL, SDA, SALERT, V Logic output low sink current GCB, PG 4 mΑ I_{OL} Logic output high source current 2 mΑ I_{OH} Setup time, SMBus See Note 1 300 ns t_{set} Hold time, SMBus 250 See Note 1 $\mathbf{t}_{\mathsf{hold}}$ ns Bus free time, SMBus See Note 1 t_{free} 2 ms Internal capacitance on logic pins 10 Cp pF Initialization time See Note 10 35 ms Delay duration See Note 16 10 ms Delay duration range PMBus configurable 2-500000 Default configuration: CTRL controlled ±0.25 ms **Output Voltage** Precise timing enabled Delay accuracy Delay Time turn-on PMBus controlled See Note 6 -0.25/+4 Precise timing disabled ms Current sharing operation Delay accuracy -0.25/+4 ms turn-off Ramp duration 10 ms **Output Voltage** Ramp duration range PMBus configurable 0-200 Ramp Time 100 μs See Note 13 Ramp time accuracy Current sharing operation 20 % VTRK Input Bias Current V_{VTRK} = 5.5 V 110 200 μΑ 100% tracking, see Note 7 -100 100 m٧ Current sharing operation VTRK Tracking Ramp Accuracy (Vo - VVTRK) 2 phases, 100% tracking ±100 mV $V_0 = 1.0 \text{ V}, 10 \text{ ms ramp}$ 100% Tracking % -1 1 VTRK Regulation Accuracy (Vo- VVTRK) Current sharing operation -2 2 % 100% Tracking Max 2 x READ_IOUT monitoring accuracy Steady state operation Current difference between products in a current sharing group Ramp-up 4 А Number of products in a current sharing group 7

	READ_VIN vs V _I		3	%
Monitoring accuracy	READ_VOUT vs Vo		1	%
		I_{O} = 0-40 A, T_{P1} = 0 to +95 °C V ₁ = 4.5-14 V, V _O = 1.0 V	±2.5	А
	READ_IOUT vs I_0	I_{O} = 0-40 A, T_{P1} = 0 to +95 °C V ₁ = 4.5-14 V, V _O = 0.6-3.3 V	±4	А

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

© Flex

EN/LZT 146 435 R4C

October 2017

Note 1: See section I2C/SMBus Setup and Hold Times – Definitions. Note 2: Monitorable over PMBus Interface.

Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information and AN302 for other fault response options.

other fault response options. Note 4: T_{sw} is the switching period. Note 5: Within +/-3% of V₀ Note 6: See section Soft-start Power Up. Note 7: Tracking functionality is designed to follow a VTRK signal with slew rate < 2.4 V/ms. For faster VTRK signals accuracy will depend on the regulator bandwidth. Note 8: See section Over Temperature Protection (OTP). Note 9: See section Initialization Procedure. Note 10: See section Initialization Procedure. Note 10: See section Initialization Procedure.

Note 10: See section Initialization Procedure. Note 11: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise. Note 12: See graph Load Transient vs. External Capacitance and Operating information section External Capacitors. Note 13: Time for reaching 100% of nominal Vout. Note 14: For Vout < 1.0 V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus. Note 15: Accuracy here means deviation from ideal output voltage level given by configured droop and actual load. Includes line, load and temperature variations. Note 16: For current sharing the Output Voltage Delay Time must be reconfigured to minimum 15 ms, see AN307 for details. Note 17: For steady state operation above 1.05 x 3.3 V, please contact your local Flex sales representative. Note 18: A minimum load current is not required if Low Power mode is used (monitoring disabled).

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex

October 2017

Typical Characteristics Efficiency and Power Dissipation

Efficiency vs. Output Current, VI = 5 V

Power Dissipation vs. Output Current, VI = 5 V



Efficiency vs. Output Current, VI = 12 V











Power Dissipation vs. Output Current and Switching frequency



BMR 464 0002, BMR 464 1002

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

© Flex

October 2017

Typical Characteristics Load Transient

Load Transient vs. External Capacitance, Vo = 1.0 V



Load transient peak voltage deviation vs. external capacitance. Step-change (10-30-10 A). Parallel coupling of capacitors with 470 μ F/10 m Ω , T_{P1} = +25 °C, V₁ = 12 V, V₀ = 1.0 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Load transient vs. Switch Frequency



Note: In the load transient graphs, the worst-case scenario (load step 30-10 A) has been considered.

BMR 464 0002, BMR 464 1002

Load Transient vs. External Capacitance, Vo = 3.3 V



Load transient peak voltage deviation vs. external capacitance. Step-change (10-30-10 A). Parallel coupling of capacitors with 470 μ F/10 mΩ, T_{P1} = +25 °C, V₁ = 12 V, V₀ = 3.3 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Output Load Transient Response, Default PID/NLR



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex

October 2017

Typical Characteristics Output Current Characteristic

Output Current Derating, Vo = 0.6 V



Available load current vs. ambient air temperature and airflow at V_o = 0.6 V, V_I = 12 V. See Thermal Consideration section.

Output Current Derating, Vo = 1.8 V









Output Current Derating, Vo = 1.0 V



Available load current vs. ambient air temperature and airflow at V_o = 1.0 V, V_I = 12 V. See Thermal Consideration section.

Output Current Derating, Vo = 3.3 V



Current Limit Characteristics, Vo = 3.3 V



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C October 2017 © Flex

Technical Specification

Typical Characteristics Output Voltage

BMR 464 0002, BMR 464 1002





Output Ripple vs. Input Voltage



Output Ripple vs. External Capacitance





Output Ripple vs. Frequency



Output voltage ripple V_{pk-pk} at: T_{P1} = +25°C, V₁ = 12 V, C₀ = 470 μ F/10 m Ω , I₀ = 40 A. Default configuration except changed frequency.

Load regulation, $V_0 = 1.0 V$



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

Typical Characteristics Start-up and shut-down

BMR 464 0002, BMR 464 1002

Shut-down by input source



13

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

Electrical Specification

 $T_{\rm P1}$ = -30 to +95 °C, $V_{\rm I}$ = 4.5 to 14 V, $V_{\rm I}$ > $V_{\rm O}$ + 1.0 V

Typical values given at: $T_{P1} = +25$ °C, $V_1 = 12.0$ V, max I_0 , unless otherwise specified under Conditions. Default configuration file, 190 10-CDA 102 0259/001.

External C_{IN} = 470 μF/10 mΩ, C_{OUT} = 470 μF/10 mΩ. See Operating Information section for selection of capacitor types. Sense pins are connected to the output pins.

Characteristics Conditions Unit min typ max V Input voltage rise time monotonic 2.4 V/ms Output voltage without pin strap 1.2 V Output voltage adjustment range 0.60 3.3 ٧ Output voltage adjustment including V See Note 17 0.54 3.63 margining Output voltage set-point resolution ±0.025 % FS Including line, load, temp. -1 1 % See Note 14 Output voltage accuracy Current sharing operation -2 2 % See Note 15 V_{O} Internal resistance +S/-S to VOUT/GND Ω 4.7 $V_0 = 0.6 V$ 2 V_o = 1.0 V 2 Line regulation mV V₀ = 1.8V 2 V₀ = 3.3 V 2 V_o = 0.6 V 2 V_o = 1.0 V 2 Load regulation; $I_0 = 0 - 100\%$ mV V_o = 1.8V 2 V_o = 3.3 V 2 V_o = 0.6 V 20 Output ripple & noise V₀ = 1.0 V 25 $C_0 = 470 \ \mu F$ (minimum external mVp-p V_{Oac} V₀ = 1.8 V 30 capacitance). See Note 11 V₀ = 3.3 V 45

lo	Output current		See Note 18	0.001		40	Α
			V _o = 0.6 V		2.46		
	Statia input our	ront at may l	V _o = 1.0 V		3.81		^
IS	Static input current at max Io		V _o = 1.8 V		6.51		A
			V ₀ = 3.3 V		11.61		
l _{lim}	Current limit th	reshold		42		52	Α
	Short circuit current	· · · · · · · · · · · · · · · · · · ·	V ₀ = 0.6 V		9		Α
			V _o = 1.0 V		8		
I _{SC}			V _o = 1.8 V		8		
			V ₀ = 3.3 V		6		

		50% of max lo	V _o = 0.6 V	85.8	
			V _o = 1.0 V	90.5	%
		50 % UI IIIAX I0	V _o = 1.8 V	93.7	/0
n	Efficiency		V ₀ = 3.3 V	95.5	
η	Linciency		V _o = 0.6 V	81.4	
		max	V _o = 1.0 V	87.5	%
		max I _o	V _o = 1.8 V	92.1	/0
			V _o = 3.3 V	94.7	
			V _o = 0.6 V	5.48	
Pd	Power dissipation	on at max l	V _o = 1.0 V	5.70	w
۳d		ni al max 10	V _o = 1.8 V	6.12	~~~
			V _o = 3.3 V	7.32	
			V _o = 0.6 V	0.90	
Pii	Input idling	Default configuration: Continues Conduction	V _o = 1.0 V	0.90	w
E II	power (no load)	Mode, CCM	V _o = 1.8 V	1.10	vv
	(V ₀ = 3.3 V	1.70	

BMR 464 2002 (SIP)

	•	DL Regulators	405 \		EN/LZT 146 435 R4C		October	
ıt 4.	5-14 V, Ou	tput up to 50 A /	165 W		© Flex	<u></u>		
Chara	acteristics		Conditions	min	typ	max	Unit	
P _{CTRL}	Input standby power	Turned off with CTRL-pin	Default configuration: Monitoring enabled, Precise timing enabled		170		mW	
Ci	Internal input ca	apacitance			140		μF	
Co	Internal output	•			400		μF	
~		utput capacitance	See Note 9	470		30 000	μF	
Cout	ESR range of c (per single capa		See Note 9	5		30	mΩ	
	1	Г	1	1				
	Load transient peak voltage	Default configuration	V ₀ = 0.6 V		240			
V _{tr1}	deviation (H to L)	di/dt = 2 A/ μ s C _o = 470 μ F (minimum	V _o = 1.0 V		240		mV	
V tr1	Load step	external capacitance)	V ₀ = 1.8 V		220		IIIV	
	25-75-25% of max I ₀	see Note 12	V ₀ = 3.3 V		200			
	Load transient		V _o = 0.6 V		120			
	recovery time, Note 5	Default configuration di/dt = 2 A/µs	V _o = 1.0 V		100			
t _{tr1}	(H to L) Load step	C_{o} = 470 µF (minimum external capacitance)	V _o = 1.8 V		80		μs	
	25-75-25% of max I ₀	see Note 12	V ₀ = 3.3 V		40		1	
	Switching frequ	ency			320		kHz	
fs	Switching frequ	ency range	PMBus configurable		200-640		kHz	
		ency set-point accuracy		-5		5	%	
		PWM Duty Cycle		5		95	%	
	Minimum Sync	Pulse Width		150			ns	
	Input Clock Fre	quency Drift Tolerance	External clock source	-13		13	%	
		UVLO threshold			3.85		V	
		UVLO threshold range	PMBus configurable		3.85-14		v	
السعما	Linder Valtage	Set point accuracy	1 Mbds conligutable	-150		150	mV	
Lock	Under Voltage	UVLO hysteresis		-100	0.35	150	V	
UVLC		UVLO hysteresis range	PMBus configurable		0.00		V	
	-	Delay	T Mbds conligurable		0-10.15	2.5	μs	
		Fault response	See Note 3	-	Automatic restart, 70 ms	2.0	μο	
		IOVP threshold			16		V	
		IOVP threshold range	PMBus configurable	+	4.2-16		V	
Im	Quer \ / - !!	Set point accuracy		-150		150	mV	
Protect	Over Voltage	IOVP hysteresis		- 100	1	100	V	
IOVP	5001,	IOVP hysteresis range	PMBus configurable		0-11.8		V	
		Delay	Filibus conligurable		0-11.0	2.5		
		Fault response	See Note 3		Automatic restart, 70 ms		μs	
		PG threshold					% V _C	
Devi					90 5		-	
Power See N	r Good, PG, lote 2	PG hysteresis					% V _C	
Jee N	010 2	PG delay	DMBuo configurable	-	10		ms	
		PG delay range	PMBus configurable		0-500		S 0/)/	
		UVP threshold	DMD:		85		% V ₀	
		UVP threshold range	PMBus configurable		0-100		% V _C	
Output voltage		UVP hysteresis			5		% V _C	
Outou	Under Voltage	OVP threshold			115		% V _C	
		OVP threshold range	PMBus configurable		100-115		% V _C	
			-					
Over/l	ction,	UVP/OVP response time			25		μs	
Over/l Protec	ction,		PMBus configurable		25 5-60		μs μs	

Technical Specification EN/LZT 146 435 R4C October 2017 BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W © Flex Characteristics Conditions Unit min typ max OCP threshold 48 A OCP threshold range PMBus configurable 0-48 А Over Current Protection, Protection delay, See Note 4 32 T_{sw} OCP Protection delay range PMBus configurable 1-32 T_{sw} Fault response See Note 3 Automatic restart, 70 ms OTP threshold 120 °C **Over Temperature** OTP threshold range PMBus configurable °C -40...+120 Protection. **OTP** hysteresis 15 °C OTP at P1 OTP hysteresis range PMBus configurable 0-160 °C See Note 8 Fault response See Note 3 Automatic restart, 240 ms Logic input low threshold SYNC, SA0, SA1, SCL, SDA, 0.8 V VIL GCB, CTRL, VSET VIH Logic input high threshold 2 V I_{IL} Logic input low sink current CTRL 0.6 mΑ VoL Logic output low signal level 0.4 V 2.25 V V_{OH} Logic output high signal level SYNC, SCL, SDA, SALERT, GCB, PG IOL Logic output low sink current 4 mΑ Logic output high source current I_{OH} 2 mΑ Setup time, SMBus See Note 1 300 ns t_{set} Hold time, SMBus See Note 1 250 $\mathbf{t}_{\mathsf{hold}}$ ns Bus free time, SMBus t_{free} See Note 1 ms 2 Internal capacitance on logic pins 10 Cp pF Initialization time See Note 10 35 ms Delay duration See Note 16 10 ms Delay duration range PMBus configurable 2-500000 Default configuration: CTRL controlled ±0.25 ms **Output Voltage** Precise timing enabled Delay accuracy Delay Time turn-on PMBus controlled See Note 6 Precise timing disabled -0.25/+4 ms Current sharing operation Delay accuracy -0.25/+4 ms turn-off Ramp duration 10 ms **Output Voltage** PMBus configurable Ramp duration range 0-200 Ramp Time 100 μs See Note 13 Ramp time accuracy Current sharing operation 20 % VTRK Input Bias Current V_{VTRK} = 5.5 V 110 200 μA 100% tracking, see Note 7 -100 100 mV Current sharing operation VTRK Tracking Ramp Accuracy (Vo - VVTRK) 2 phases, 100% tracking ±100 mV $V_0 = 1.0 \text{ V}, 10 \text{ ms ramp}$ 100% Tracking % -1 1 VTRK Regulation Accuracy (Vo - VVTRK) Current sharing operation -2 2 % 100% Tracking Max 2 x READ_IOUT monitoring accuracy Steady state operation Current difference between products in a current sharing group Ramp-up 4 А Number of products in a current sharing group 7

Monitoring accuracy	READ_VIN vs V ₁		3	%
	READ_VOUT vs Vo		1	%
	READ_IOUT vs Io	I_{O} = 0-40 A, T_{P1} = 0 to +95 °C V ₁ = 4.5-14 V, V _O = 1.0 V	±2.5	А
	READ_IOUT vs Io	I_{O} = 0-40 A, T_{P1} = 0 to +95 °C V ₁ = 4.5-14 V, V _O = 0.6-3.3 V	±4	А

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex

October 2017

Note 1: See section I2C/SMBus Setup and Hold Times – Definitions. Note 2: Monitorable over PMBus Interface.

Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information and AN302 for other fault response options.

Note 4: Two is the switching period. Note 5: Within +/-3% of V₀ Note 6: See section Soft-start Power Up. Note 7: Tracking functionality is designed to follow a VTRK signal with slew rate < 2.4 V/ms. For faster VTRK signals accuracy will depend on the regulator bandwidth. Note 8: See section Over Temperature Protection (OTP).

Note 9: See section External Capacitors. Note 10: See section Initialization Procedure.

Note 11: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise. Note 12: See graph Load Transient vs. External Capacitance and Operating information section External Capacitors.

Note 13: Time for reaching 100% of nominal Vout. Note 14: For Vout < 1.0 V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus. Note 15: Accuracy here means deviation from ideal output voltage level given by configured droop and actual load. Includes line, load and temperature variations. Note 15: For current sharing the Output Voltage Delay Time must be reconfigured to minimum 15 ms, see AN307 for details. Note 17: For steady state operation above 1.05 x 3.3 V, please contact your local Flex sales representative. Note 18: A minimum load current is not required if Low Power mode is used (monitoring disabled).

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex

October 2017

BMR 464 2002 (SIP)

Typical Characteristics Efficiency and Power Dissipation

Efficiency vs. Output Current, VI = 5 V



Efficiency vs. Output Current, VI = 12 V







Power Dissipation vs. Output Current, VI = 5 V







Power Dissipation vs. Output Current and Switching frequency



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex

October 2017

Typical Characteristics Load Transient

BMR 464 2002 (SIP)

Load Transient vs. External Capacitance, Vo = 1.0 V



Load transient peak voltage deviation vs. external capacitance. Step-change (10-30-10 A). Parallel coupling of capacitors with 470 μ F/10 mΩ, T_{P1} = +25 °C, V₁ = 12 V, V₀ = 1.0 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Load transient vs. Switch Frequency



Note: In the load transient graphs, the worst-case scenario (load step 30-10 A) has been considered

Load Transient vs. External Capacitance, Vo = 3.3 V



Load transient peak voltage deviation vs. external capacitance. Step-change (10-30-10 A). Parallel coupling of capacitors with 470 μF/10 mΩ, T_{P1} = +25 °C, V₁ = 12 V, V₀ = 3.3 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Output Load Transient Response, Default PID/NLR



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

Typical Characteristics Output Current Characteristic

BMR 464 2002 (SIP)

Output Current Derating, Vo = 0.6 V



Available load current vs. ambient air temperature and airflow at V_o = 0.6 V, V_I = 12 V. See Thermal Consideration section.

Output Current Derating, Vo = 1.8 V



Current Limit Characteristics, Vo = 1.0 V



Output Current Derating, Vo = 1.0 V



Available load current vs. ambient air temperature and airflow at V_o = 1.0 V, V_I = 12 V. See Thermal Consideration section.

Output Current Derating, Vo = 3.3 V



Current Limit Characteristics, Vo = 3.3 V



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C October 2017

Technical Specification

© Flex

BMR 464 2002 (SIP)

Typical Characteristics Output Voltage

Output Ripple & Noise, Vo = 1.0 V



Output Ripple vs. Input Voltage



Output Ripple vs. External Capacitance





Output Ripple vs. Frequency



Output voltage ripple V_{0k-pk} at: T_{P1} = +25 °C, V₁ = 12 V, C₀ = 470 μ F/10 mΩ, I₀ = 40 A. Default configuration except changed frequency.

Load regulation, Vo=1.0V



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

Typical Characteristics

BMR 464 2002 (SIP)

Start-up and shut-down

Start-up by input source

Shut-down by input source



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

BMR 464 0008, BMR 464 1008

Electrical Specification

 T_{P1} = -30 to +95 °C, V_{l} = 4.5 to 14 V, V_{l} > V_{O} + 1.0 V Typical values given at: T_{P1} = +25 °C, V_{l} = 12.0 V, max I_{O} , unless otherwise specified under Conditions. Default configuration file, 190 10-CDA 102 0498/001.

External $C_{IN} = 470 \ \mu\text{F}/10 \ \text{m}\Omega$, $C_{OUT} = 470 \ \mu\text{F}/10 \ \text{m}\Omega$. See Operating Information section for selection of capacitor types.

Sense pins are connected to the output pins.	

Charac	cteristics	Conditions	min	typ	max	Unit
VI	Input voltage rise time	monotonic			2.4	V/ms

	Output voltage without pin strap			1.2		V	
	Output voltage adjustment range		0.60		3.3	V	
	Output voltage adjustment including margining	See Note 17	0.54		3.63	V	
	Output voltage set-point resolution			±0.025		% FS	
	Output voltage accuracy	Including line, load, temp. See Note 14	-1		1	%	
	Output voltage accuracy	Current sharing operation See Note 15	-2		2	%	
Vo	Internal resistance +S/-S to VOUT/GND			47		Ω	
		V ₀ = 0.6 V		2			
	Line regulation	V _o = 1.0 V		2		mV	
		V _o = 1.8 V		2		IIIV	
		V ₀ = 3.3 V		3			
		V ₀ = 0.6 V		2			
	Lead regulation: L = 0, 100%	V ₀ = 1.0 V		2			
	Load regulation; $I_0 = 0 - 100\%$	V _o = 1.8 V		2		mV	
		V _o = 3.3 V		2		1	
		V _o = 0.6 V		20			
	Output ripple & noise	V _o = 1.0 V		25			
V _{Oac}	$C_0 = 470 \ \mu F$ (minimum external capacitance). See Note 11	V _o = 1.8 V		30		mVp-p	
		V ₀ = 3.3 V		35		1	

lo	Output current		See Note 18	0.001		50	А
			V ₀ = 0.6 V		3.10		
	Static input our	ront at may I	V _o = 1.0 V		4.80	4.80	^
IS	Static input current at max Io		V _o = 1.8 V		8.19		A
			V ₀ = 3.3 V		14.53		
l _{lim}	Current limit thr	eshold		52		65	А
		circuit RMS, hiccup mode,	V ₀ = 0.6 V		11		
	Short circuit		V _o = 1.0 V		9		А
I _{SC}	current See Note 3	See Note 3	V _o = 1.8 V		7		~
		V ₀ = 3.3 V		6		1	

			V _o = 0.6 V	85.6			
		FOW of movel	V ₀ = 1.0 V	90.4	%		
		50% of max I_0	V ₀ = 1.8 V	93.7	70		
-			V ₀ = 3.3 V	95.7			
η	Efficiency	max I _o	V _o = 0.6 V	80.5			
			V _o = 1.0 V	86.9	%		
			V _o = 1.8 V	91.6	70		
			V _o = 3.3 V	94.6			
			V _o = 0.6 V	7.25			
Pd	Power dissipation	on at max l	V _o = 1.0 V	7.54	10/		
Гd	Fower dissipatio	ni al max 10	V _o = 1.8 V	8.28	W		
			V _o = 3.3 V	9.36			
		g Default configuration: Continues Conduction Mode, CCM	V _o = 0.6 V	0.90			
Pli	Input idling		V _o = 1.0 V	0.90	w		
Γli	power (no load)		V _o = 1.8 V	1.10	~~~		
	(V ₀ = 3.3 V	1.67			

	•	oL Regulators			EN/LZT 146 435 R4C	3 435 R4C Octob		
ut 4.5-14 V, Output up to 50 A /			165 W © Flex					
Chara	octeristics	1	Conditions	min	typ	max	Unit	
P _{ctrl}	Input standby power	Turned off with CTRL-pin	Default configuration: Monitoring enabled, Precise timing enabled		170		mW	
Ci	Internal input ca	•			140		μF	
Co	Internal output of	•			400		μF	
Cout	Total external output capacitance ESR range of capacitors (per single capacitor)		See Note 9	470		30 000	μF	
0001			See Note 9	5		30	mΩ	
	Load transient		V ₀ = 0.6 V		79 / 256			
	peak voltage	Default configuration					-	
V _{tr1}	deviation (L to H/H to L)	di/dt = 2 A/ μ s C ₀ = 470 μ F (minimum	V _o = 1.0 V		127 / 298		mV	
	Load step 25-75-25% of	external capacitance) see Note 12	V ₀ = 1.8 V		144 / 324			
	max I _o		V ₀ = 3.3 V		210 / 327			
	Load transient recovery time,	Default configuration	V ₀ = 0.6 V		60 / 100			
	Note 5	di/dt = 2 A/µs	V _o = 1.0 V		100 / 100			
t _{tr1}	(L to H/H to L) Load step	$C_0 = 470 \ \mu F$ (minimum external capacitance)	V ₀ = 1.8 V		100 / 100	μs		
	25-75-25% of max I ₀	see Note 12	V _o = 3.3 V		100 / 100			
	Switching freque	•			320		kHz	
fs	Switching freque		PMBus configurable		200-640		kHz	
	Switching frequency set-point accuracy Control Circuit PWM Duty Cycle			-5 5		5	%	
	Minimum Sync	, ,		5 150		95	% ns	
		quency Drift Tolerance	External clock source	-13		13	%	
		1		•				
		UVLO threshold			3.85		V	
		UVLO threshold range	PMBus configurable	150	3.85-14	150	V	
	Under Voltage	Set point accuracy		-150	0.05	150	mV	
Lock		UVLO hysteresis			0.35		V	
OVLC		UVLO hysteresis range	PMBus configurable		0-10.15		V	
		Delay Fault response	Oce Nate 0		2.5		μs	
			See Note 3		Automatic restart, 70 ms	i	V	
		IOVP threshold	DMD		16		V	
	_	IOVP threshold range Set point accuracy	PMBus configurable	-150	4.2-16	450	-	
	Over Voltage			- 150	1	150	mV V	
Proteo IOVP	JUUI,	IOVP hysteresis IOVP hysteresis range	DMBup configurable				V	
		, ,	PMBus configurable	-	0-11.8 2.5			
		Delay Equit response	See Note 2	-			μs	
		Fault response	See Note 3	-	Automatic restart, 70 ms 90	•	0/ \/	
Devi	Cood DO	PG threshold			90 5		% V ₀ % V ₀	
Powei See N	r Good, PG, lote 2	PG hysteresis PG delay	See Note 10				70 V _O	
Jee N			See Note 19	-	Direct after DLC		-	
		PG delay range	PMBus configurable		0-500		S 9/ \/	
		UVP threshold	DMDue configuration		85		% V _o	
		UVP threshold range	PMBus configurable		0-100		% V _o	
	t voltage	UVP hysteresis			5		% V _o % V _o	
Outou		OVP threshold		-		115		
	Jnder Voltage	L())/D threshold range	PMBus configurable		100-115		% V _o	
Over/l Protec	ction,	OVP threshold range			~-		μs	
Over/l Protec	ction,	UVP/OVP response time			25		μο	
Over/l	ction,		PMBus configurable		25 5-60		μs	

Technical Specification EN/LZT 146 435 R4C BMR46(series PoL Regulators October 2017 Input 4.5-14 V, Output up to 50 A / 165 W © Flex Characteristics Conditions Unit typ min max OCP threshold 62 А OCP threshold range PMBus configurable 0-62 А Over Current Protection, Protection delay, See Note 4 32 T_{sw} OCP T_{sw} Protection delay range PMBus configurable 1-32 Fault response See Note 3 Automatic restart, 70 ms OTP threshold 120 °C Over Temperature OTP threshold range PMBus configurable -40...+125 °C Protection, OTP hysteresis 25 °C OTP at P2 OTP hysteresis range PMBus configurable 0-165 °C See Note 8 Fault response See Note 3 Automatic restart, 240 ms VIL Logic input low threshold SYNC, SA0, SA1, SCL, SDA, 0.8 V GCB, CTRL, VSET VIH Logic input high threshold 2 V Logic input low sink current CTRL 0.6 mΑ I_{IL} VoL Logic output low signal level 0.4 V 2.25 V_{OH} Logic output high signal level SYNC, SCL, SDA, SALERT, V Logic output low sink current GCB, PG Δ mΑ I_{OL} Logic output high source current 2 mΑ I_{OH} Setup time, SMBus See Note 1 300 ns t_{set} Hold time, SMBus 250 See Note 1 $\mathbf{t}_{\mathsf{hold}}$ ns Bus free time, SMBus See Note 1 2 ms tfree Internal capacitance on logic pins 10 Cp pF Initialization time See Note 10 40 ms Delay duration See Note 16 10 ms Delay duration range PMBus configurable 5-500000 **Output Voltage** Delay accuracy Delay Time -0.25/+4 ms turn-on See Note 6 Delay accuracy -0.25/+4 ms turn-off Ramp duration 10 Output Voltage ms Ramp duration range PMBus configurable 0-200 Ramp Time 100 us See Note 13 Ramp time accuracy Current sharing operation 20 % VTRK Input Bias Current V_{VTRK} = 5.5 V 110 200 μA 100% tracking, see Note 7 -100 100 m٧ Current sharing operation VTRK Tracking Ramp Accuracy (Vo - VVTRK) 2 phases, 100% tracking $V_0 = 1.0 \text{ V}$, 10 ms ramp ±100 mV 100% Tracking -1 1 % VTRK Regulation Accuracy (Vo - VVTRK) Current sharing operation -2 2 % 100% Tracking Max 2 x READ_IOUT monitoring accuracy Steady state operation Current difference between products in a current sharing group Ramp-up 4 А Number of products in a current sharing group 7 READ VIN vs VI 3 % READ VOUT vs Vo 1 % I_O = 0-50 A, T_{P1} = 0 to +95 °C Monitoring accuracy ±3.0 READ_IOUT vs Io А V_I = 4.5-14 V, V_O = 1.0 V

 $I_{\rm O}$ = 0-50 A, $T_{\rm P1}$ = 0 to +95 °C

V_I = 4.5-14 V, V_O = 0.6-3.3 V

±5.0

А

READ IOUT vs Io

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

Note 1: See section I2C/SMBus Setup and Hold Times – Definitions. Note 2: Monitorable over PMBus Interface.

Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information and AN302 for other fault response options.

other fault response options. Note 4: T_{sw} is the switching period. Note 5: Within +/-3% of V₀ Note 6: See section Soft-start Power Up. Note 7: Tracking functionality is designed to follow a VTRK signal with slew rate < 2.4 V/ms. For faster VTRK signals accuracy will depend on the regulator bandwidth. Note 8: See section Over Temperature Protection (OTP). Note 9: See section Initialization Procedure. Note 10: See section Initialization Procedure. Note 10: See section Initialization Procedure.

Note 11: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise. Note 11: See graph Load Transient vs. External Capacitance and Operating information section External Capacitors. Note 13: Time for reaching 100% of nominal Vout. Note 14: For Vout < 1.0 V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus.

Note 15: Accuracy here means deviation from ideal output voltage level given by configured dropp and actual load. Includes line, load and temperature variations. Note 15: For current sharing the Output Voltage Delay Time must be reconfigured to minimum 15 ms, see AN307 for details. Note 15: For steady state operation above 1.05 x 3.3 V, please contact your local Flex sales representative. Note 18: A minimum load current is not required if Low Power mode is used (monitoring disabled).

Note 19: See sections Dynamic Loop Compensation and Power Good.

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex

Typical Characteristics Efficiency and Power Dissipation

Efficiency vs. Output Current, VI = 5 V



Efficiency vs. Output Current, V_I = 12 V







BMR 464 0008, BMR 464 1008

Power Dissipation vs. Output Current, VI = 5 V







Power Dissipation vs. Output Current and Switching frequency



27

October 2017

BMR 464 0008, BMR 464 1008

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

© Flex

October 2017

Typical Characteristics Load Transient

Load Transient vs. External Capacitance, Vo = 1.0 V



Load transient peak voltage deviation vs. external capacitance. Step (12.5-37.5-12.5 A). Parallel coupling of capacitors with 470 $\mu F/10$ mQ, T_{P1} = +25 °C, V₁ = 12 V, V₀ = 1.0 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Load transient vs. Switch Frequency



Load Transient vs. External Capacitance, Vo = 3.3 V



Load transient peak voltage deviation vs. external capacitance. Step (12.5-37.5-12.5 A). Parallel coupling of capacitors with 470 $\mu\text{F}/10$ m $\Omega,$ T_{P1} = +25 °C, V₁ = 12 V, V₀ = 3.3 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Output Load Transient Response, Default Configuration



Note 1: For Universal PID, see section Dynamic Loop Compensation (DLC). Note 2: In the load transient graphs, the worst-case scenario (load step 37.5-12.5 A) has been considered.



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

Typical Characteristics Output Current Characteristic

BMR 464 0008, BMR 464 1008

Output Current Derating, Vo = 0.6 V



Available load current vs. ambient air temperature and airflow at V_o = 0.6 V, V_I = 12 V. See Thermal Consideration section.

Output Current Derating, Vo = 1.8 V











Available load current vs. ambient air temperature and airflow at V_o = 1.0 V, V_I = 12 V. See Thermal Consideration section.

Output Current Derating, Vo = 3.3 V



Available load current vs. ambient air temperature and airflow at V_o = 3.3 V, V_I = 12 V. See Thermal Consideration section.

Current Limit Characteristics, Vo = 3.3 V



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C October 2017 © Flex

Typical Characteristics Output Voltage

BMR 464 0008, BMR 464 1008

Technical Specification

Output Ripple & Noise, Vo = 1.0 V



Output voitage inplie at: $1_{P1} = +25$ °C, Trace: output voitage (10 m/vdiv.). $V_1 = 12$ V, $C_0 = 470 \ \mu\text{F}/10 \ \text{m}\Omega$ Time scale: (2 µs/div.). $1_0 = 50 \ \text{A}$

Output Ripple vs. Input Voltage



Output Ripple vs. External Capacitance





Output voitage input voitage (10 mV/div.). $V_1 = 12 V$, $C_0 = 470 \mu F/10 m\Omega$ Time scale: (2 μ s/div.). $I_0 = 50 A$



Output Ripple & Noise, Vo = 3.3 V



Output voltage ripple V_{pk-pk} at: T_{P1} = +25 °C, V₁ = 12 V, C₀ = 470 μ F/10 mΩ, I₀ = 50 A. Default configuration except changed frequency.





BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

Typical Characteristics Start-up and shut-down

Start-up by input source

BMR 464 0008, BMR 464 1008

Shut-down by input source



Start-up by CTRL signal





Shut-down enabled by disconnecting V_1 at: T_{P1} = +25 °C, V_1 = 12 V, V_0 = 1.0 V C_{0} = 470 $\mu F/10$ mΩ, I_{0} = 50 A

Top trace: output voltage (0.5 V/div.). Bottom trace: input voltage (5 V/div.). Time scale: (2 ms/div.).

Shut-down by CTRL signal



V_I at: $T_{P1} = +25 \text{ °C}, V_1 = 12 \text{ V}, V_0 = 1.0 \text{ V}$ $C_0 = 470 \text{ }\mu\text{F}/10 \text{ }m\Omega, I_0 = 50 \text{ A}$

Bottom trace: CTRL signal (2 V/div.). Time scale: (2 ms/div.).

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

Electrical Specification

 $T_{\rm P1}$ = -30 to +95 °C, $V_{\rm I}$ = 4.5 to 14 V, $V_{\rm I}$ > $V_{\rm O}$ + 1.0 V

Typical values given at: $T_{P1} = +25$ °C, $V_1 = 12.0$ V, max I_0 , unless otherwise specified under Conditions. Default configuration file, 190 10-CDA 102 0499/001.

External C_{IN} = 470 μF/10 mΩ, C_{OUT} = 470 μF/10 mΩ. See Operating Information section for selection of capacitor types. Sense pins are connected to the output pins.

Characteristics Conditions Unit min typ max V Input voltage rise time monotonic 2.4 V/ms Output voltage without pin strap 1.2 V Output voltage adjustment range 0.60 3.3 ٧ Output voltage adjustment including V See Note 17 0.54 3.63 margining Output voltage set-point resolution ±0.025 % FS Including line, load, temp. -1 1 % See Note 14 Output voltage accuracy Current sharing operation -2 2 % See Note 15 V_{O} Internal resistance +S/-S to VOUT/GND Ω 47 $V_0 = 0.6 V$ 2 V_o = 1.0 V 2 Line regulation mV V_o = 1.8 V 2 V₀ = 3.3 V 3 V_o = 0.6 V 2 V_o = 1.0 V 2 Load regulation; $I_0 = 0 - 100\%$ mV V_o = 1.8 V 2 V₀ = 3.3 V 2 V_o = 0.6 V 20 Output ripple & noise V₀ = 1.0 V 25 $C_0 = 470 \ \mu F$ (minimum external mVp-p V_{Oac} V₀ = 1.8 V 30 capacitance). See Note 11 V₀ = 3.3 V 40

lo	Output current		See Note 18	0.001		50	Α
			V _o = 0.6 V		3.12		
Is	Static input cur	ront at may l	V _o = 1.0 V		4.81		А
	Static input cui		V _o = 1.8 V		8.22		A
			V ₀ = 3.3 V		14.59		
l _{lim}	Current limit th	reshold		52		65	Α
			V ₀ = 0.6 V		10		
	Short circuit	RMS, hiccup mode,	V _o = 1.0 V		8		А
I _{SC}	current	See Note 3	V _o = 1.8 V		6		A
			V ₀ = 3.3 V		5		

			V _o = 0.6 V	85.2		
		50% of max Io	V _o = 1.0 V	90.2	0/	
		50 % UI IIIAX I0	V _o = 1.8 V	93.3	.3 /0	
η	Efficiency	V _o = 3.3 V	95.3			
	Enciency		V _o = 0.6 V	80.2		
		max	V _o = 1.0 V	86.6		
		max I _o	V _o = 1.8 V	91.2	70	
			V ₀ = 3.3 V	94.2		
			V _o = 0.6 V	7.40		
Pd	Power dissipation	on at max l	V _o = 1.0 V	7.73	10/	
Γd		ni al max 10	V _o = 1.8 V	8.68	VV	
			V _o = 3.3 V	10.15		
			V _o = 0.6 V	0.95		
Pii	Input idling power (no load)	Default configuration: Continues Conduction Mode, CCM	V _o = 1.0 V	0.95	10/	
Γli			V _o = 1.8 V	1.22	~~~~	
	(no road)	inouo, o o in	V _o = 3.3 V	1.88		

BMR 464 2008 (SIP)

BMR46(series PoL Regulators

Technical Specification 33

October 2017

EN/LZT 146 435 R4C

	cteristics		Conditions	min	typ	max	Uni	
	ctensiles		Conditions		typ	Παλ	UIII	
P _{CTRL}	Input standby power	Turned off with CTRL-pin	Default configuration: Monitoring enabled, Precise timing enabled		170		mW	
			, , , , , , , , , , , , , , , , , , ,					
Ci	Internal input ca				140		μF	
Co	Internal output o	utput capacitance	See Note 9	470	400	30 000	μF μF	
Cout	ESR range of ca							
-001	(per single capacitor)		See Note 9	5		30	mΩ	
	Load transient		V _o = 0.6 V		90 / 300			
	peak voltage deviation	ak voltage Default configuration	V _o = 1.0 V		120 / 300			
V _{tr1}	(L to H/H to L) Load step	C_{\odot} = 470 µF (minimum external capacitance)	V _o = 1.8 V		160 / 305			
	25-75-25% of max I ₀	see Note 12	V ₀ = 3.3 V		230 / 315			
	Load transient	Defeult een finn li	V _o = 0.6 V		70 / 100		_	
•	recovery time, Note 5	Default configuration di/dt = $2 A/\mu s$	V _o = 1.0 V		100 / 100			
t _{tr1}	(L to H/H to L) Load step 25-75-25% of	$C_0 = 470 \ \mu F$ (minimum external capacitance)	V ₀ = 1.8 V		100 / 100		μs	
	max I ₀	see Note 12	V _o = 3.3 V		100 / 100		1	
	Switching freque	ancy			320		kHz	
fs	Switching frequency range		PMBus configurable		200-640		kHz	
•5		ency set-point accuracy	· ····································	-5	200 0 10	5	%	
		PWM Duty Cycle		5		95	%	
	Minimum Sync I			150			ns	
	Input Clock Free	quency Drift Tolerance	External clock source	-13		13	%	
			T	1				
		UVLO threshold	DMDue configurable		3.85		V V	
		UVLO threshold range	PMBus configurable	150	3.85-14	150		
Input Locko	Under Voltage	Set point accuracy		-150	0.25	150	mV	
	DUT,				0.35			
	<u>)</u>	UVLO hysteresis	DMD C LL				V	
UVLC)	UVLO hysteresis range	PMBus configurable		0-10.15		V	
)	UVLO hysteresis range Delay	, , , , , , , , , , , , , , , , , , ,		0-10.15 2.5			
)	UVLO hysteresis range Delay Fault response	PMBus configurable See Note 3		0-10.15 2.5 Automatic restart, 70 ms		V µs	
)	UVLO hysteresis range Delay Fault response IOVP threshold	See Note 3		0-10.15 2.5 Automatic restart, 70 ms 16		V µs V	
UVLC		UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range	, , , , , , , , , , , , , , , , , , ,		0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16		V µs V V	
UVLC	Over Voltage	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy	See Note 3	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16	150	V µs V V mV	
UVLC	Over Voltage	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis	See Note 3 PMBus configurable	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1	150	ν μs ν ν mV	
UVLC	Over Voltage	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range	See Note 3	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8	150	V µs V V mV	
UVLC	Over Voltage	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay	See Note 3 PMBus configurable PMBus configurable	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5	150	> μs > > mV >	
UVLC	Over Voltage	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response	See Note 3 PMBus configurable	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms	150	V μs V V W V V V	
UVLC	Over Voltage	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response PG threshold	See Note 3 PMBus configurable PMBus configurable	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90	150	V μs V V V V V μs	
UVLC Input (Protec IOVP Power	Over Voltage tion,	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response	See Note 3 PMBus configurable PMBus configurable	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90 5	150	V μs V V V V V μs	
Input C Protec IOVP	Over Voltage tion,	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response PG threshold	See Note 3 PMBus configurable PMBus configurable	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90	150	V μs V V mV V V V V v v v V V V V V V	
UVLC Input (Protec IOVP Power	Over Voltage tion,	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response PG threshold PG hysteresis	See Note 3 PMBus configurable PMBus configurable See Note 3	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90 5	150	V μs V V mV V V V V v v v V V V V V V	
UVLC Input (Protec IOVP Power	Over Voltage tion,	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response PG threshold PG hysteresis PG delay	See Note 3 PMBus configurable PMBus configurable See Note 3 See Note 19	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90 5 Direct after DLC	150	V µs V V V V V V V V V V V S S	
UVLC Input (Protec IOVP Power	Over Voltage tion,	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response PG threshold PG hysteresis PG delay PG delay range	See Note 3 PMBus configurable PMBus configurable See Note 3 See Note 19 PMBus configurable	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90 5 Direct after DLC 0-500	150	V μs V V V V V μs % V % V % V % V % V % V % V % V	
Input C Protec IOVP Power See No	Dver Voltage tion, Good, PG, ote 2	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response PG threshold PG hysteresis PG delay PG delay range UVP threshold UVP threshold range	See Note 3 PMBus configurable PMBus configurable See Note 3 See Note 19	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90 5 Direct after DLC 0-500 85	150	V μs V V V V μs % V % V % V % V % V % V % V % V	
UVLC Input C Protec IOVP Power See No	Dver Voltage tion, Good, PG, ote 2	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response PG threshold PG hysteresis PG delay PG delay range UVP threshold UVP threshold range UVP hysteresis	See Note 3 PMBus configurable PMBus configurable See Note 3 See Note 19 PMBus configurable	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90 5 Direct after DLC 0-500 85 0-100 5	150	V μs V V V μs % V % V % V % V % V % V % V % V	
UVLC Input C Protec IOVP Power See No Output	Dver Voltage tion, Good, PG, ote 2 t voltage Jnder Voltage	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response PG threshold PG hysteresis PG delay PG delay range UVP threshold UVP threshold range UVP hysteresis OVP threshold	See Note 3 PMBus configurable PMBus configurable See Note 3 See Note 19 PMBus configurable PMBus configurable PMBus configurable	-150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90 5 Direct after DLC 0-500 85 0-100 5 115	150	V μs V V V V V μs % V % V % V % V % V % V % V % V	
UVLC Input C Protec IOVP Power See No Output Over/L Protec	Dver Voltage tion, Good, PG, ote 2 t voltage Jnder Voltage tion,	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response PG threshold PG hysteresis PG delay PG delay range UVP threshold UVP threshold range UVP hysteresis OVP threshold OVP threshold range	See Note 3 PMBus configurable PMBus configurable See Note 3 See Note 19 PMBus configurable	-150 150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90 5 Direct after DLC 0-500 85 0-100 5 115 100-115	150	V μs V V V V V μs % V % V % V % V % V % V % V % V	
UVLC Input C Protec IOVP Power See No Output	Dver Voltage tion, Good, PG, ote 2 t voltage Jnder Voltage tion,	UVLO hysteresis range Delay Fault response IOVP threshold IOVP threshold range Set point accuracy IOVP hysteresis IOVP hysteresis range Delay Fault response PG threshold PG hysteresis PG delay PG delay range UVP threshold UVP threshold range UVP hysteresis OVP threshold	See Note 3 PMBus configurable PMBus configurable See Note 3 See Note 19 PMBus configurable PMBus configurable PMBus configurable	-150 -150	0-10.15 2.5 Automatic restart, 70 ms 16 4.2-16 1 0-11.8 2.5 Automatic restart, 70 ms 90 5 Direct after DLC 0-500 85 0-100 5 115	150	V μs V V V V V μs % V % V % V % V % V % V % V % V	

Technical Specification EN/LZT 146 435 R4C BMR46(series PoL Regulators October 2017 Input 4.5-14 V, Output up to 50 A / 165 W © Flex Characteristics Conditions Unit min typ max OCP threshold 60 A OCP threshold range PMBus configurable 0-60 А Over Current Protection, Protection delay, See Note 4 32 T_{sw} OCP Protection delay range PMBus configurable 1-32 T_{sw} Fault response See Note 3 Automatic restart, 70 ms OTP threshold 120 °C **Over Temperature** OTP threshold range PMBus configurable °C -40...+125 Protection. **OTP** hysteresis 25 °C OTP at P2 OTP hysteresis range PMBus configurable 0-165 °C See Note 8 Fault response See Note 3 Automatic restart, 240 ms Logic input low threshold SYNC, SA0, SA1, SCL, SDA, 0.8 V VIL GCB, CTRL, VSET VIH Logic input high threshold 2 V $I_{\rm IL}$ Logic input low sink current CTRL 0.6 mΑ VoL Logic output low signal level 0.4 V 2.25 V V_{OH} Logic output high signal level SYNC, SCL, SDA, SALERT, GCB, PG IOL Logic output low sink current 4 mΑ Logic output high source current I_{OH} 2 mΑ Setup time, SMBus See Note 1 300 ns t_{set} Hold time, SMBus See Note 1 250 $\mathbf{t}_{\mathsf{hold}}$ ns Bus free time, SMBus t_{free} See Note 1 2 ms Internal capacitance on logic pins Cp 10 pF Initialization time See Note 10 40 ms Delay duration See Note 16 10 ms Delay duration range PMBus configurable 5-500000 Output Voltage Delay accuracy Delay Time -0.25/+4 ms turn-on See Note 6 Delay accuracy -0.25/+4 ms turn-off Ramp duration 10 **Output Voltage** ms Ramp duration range PMBus configurable 0-200 Ramp Time 100 us See Note 13 Ramp time accuracy Current sharing operation 20 % VTRK Input Bias Current V_{VTRK} = 5.5 V 110 200 μA 100% tracking, see Note 7 -100 100 mV Current sharing operation VTRK Tracking Ramp Accuracy (Vo - VVTRK) 2 phases, 100% tracking V_0 = 1.0 V, 10 ms ramp ±100 mV 100% Tracking % -1 1 VTRK Regulation Accuracy (Vo - VVTRK) Current sharing operation -2 2 % 100% Tracking Max 2 x READ_IOUT monitoring accuracy Steady state operation Current difference between products in a current sharing group Ramp-up 4 A Number of products in a current sharing group 7 READ VIN vs VI 3 % READ VOUT vs Vo 1 % I_O = 0-50 A, T_{P1} = 0 to +95 °C Monitoring accuracy READ_IOUT vs Io ±3.0 А V_I = 4.5-14 V, V_O = 1.0 V

 $I_{\rm O}$ = 0-50 A, $T_{\rm P1}$ = 0 to +95 °C

V_I = 4.5-14 V, V_O = 0.6-3.3 V

±5.0

A

READ IOUT vs Io

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex

October 2017

- Note 1: See section I2C/SMBus Setup and Hold Times Definitions. Note 2: Monitorable over PMBus Interface.
- Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information and AN302 for other fault response options.

- Note 4: Two is the switching period. Note 5: Within +/-3% of V₀ Note 6: See section Soft-start Power Up. Note 7: Tracking functionality is designed to follow a VTRK signal with slew rate < 2.4 V/ms. For faster VTRK signals accuracy will depend on the regulator bandwidth. Note 8: See section Over Temperature Protection (OTP).
- Note 9: See section External Capacitors. Note 10: See section Initialization Procedure.
- Note 11: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise. Note 12: See graph Load Transient vs. External Capacitance and Operating information section External Capacitors.
- Note 13: Time for reaching 100% of nominal Vout. Note 14: For Vout < 1.0 V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus.
- Note 15: Accuracy here means deviation from ideal output voltage level given by configured droop and actual load. Includes line, load and temperature variations. Note 15: For current sharing the Output Voltage Delay Time must be reconfigured to minimum 15 ms, see AN307 for details. Note 15: For steady state operation above 1.05 x 3.3 V, please contact your local Flex sales representative. Note 18: A minimum load current is not required if Low Power mode is used (monitoring disabled).

- Note 19: See sections Dynamic Loop Compensation and Power Good.

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex

October 2017

BMR 464 2008 (SIP)

Typical Characteristics Efficiency and Power Dissipation

Efficiency vs. Output Current, VI = 5 V



Efficiency vs. Output Current, V_I = 12 V







Power Dissipation vs. Output Current, VI = 5 V







Power Dissipation vs. Output Current and Switching frequency


Typical Characteristics

Load Transient

Technical Specification

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

© Flex

October 2017

BMR 464 2008 (SIP)

Load Transient vs. External Capacitance, Vo = 1.0 V



Load transient peak voltage deviation vs. external capacitance. Step (12.5-37.5-12.5 A). Parallel coupling of capacitors with 470 $\mu\text{F}/10$ m $\Omega,$ T_{P1} = +25 °C. V₁ = 12 V, V₀ = 1.0 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Load transient vs. Switch Frequency



Note 1: For Universal PID, see section Dynamic Loop Compensation (DLC). Note 2: In these graphs, the worst-case scenario (load step 37.5-12.5 A) has been considered.

Load Transient vs. External Capacitance, Vo = 3.3 V



Load transient peak voltage deviation vs. external capacitance. Step (12.5-37.5-12.5 A). Parallel coupling of capacitors with 470 $\mu\text{F}/10$ m $\Omega,$ T_{P1} = +25 °C. V₁ = 12 V, V₀ = 3.3 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Output Load Transient Response, Default Configuration



BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex

October 2017

Typical Characteristics Output Current Characteristic

BMR 464 2008 (SIP)

Output Current Derating, Vo = 0.6 V



Available load current vs. ambient air temperature and airflow at V_o = 0.6 V, V_I = 12 V. See Thermal Consideration section.

Output Current Derating, Vo = 1.8 V











Available load current vs. ambient air temperature and airflow at V_o = 1.0 V, V_I = 12 V. See Thermal Consideration section.

Output Current Derating, Vo = 3.3 V







BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C October 2017

Technical Specification

Typical Characteristics Output Voltage

BMR 464 2008 (SIP)

Output Ripple & Noise, Vo = 1.0 V



 $\begin{array}{ll} \mbox{Output voltage ripple at: T_{P1} = +25 °C, Trace: output voltage (10 mV/div.). V_{I} = 12 V, C_{O} = 470 μF/10 m\Omega$ Time scale: (2 μs/div.). I_{O} = 50 A } \end{array}$

Output Ripple vs. Input Voltage



Output Ripple vs. External Capacitance





© Flex









Output voltage ripple V_{pk-pk} at: T_{P1} = +25 °C, V₁ = 12 V, C_O = 470 μ F/10 m Ω , I_O = 50 A. Default configuration except changed frequency.





BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

October 2017

© Flex

BMR 464 2008 (SIP)

Typical Characteristics Start-up and shut-down

Start-up by input source





Shut-down enabled by disconnecting V_1 at: T_{P1} = +25 °C, V_1 = 12 V, V_0 = 1.0 V C_{0} = 470 $\mu F/10~m\Omega,~I_{0}$ = 50 A

Top trace: output voltage (0.5 V/div). Bottom trace: input voltage (5 V/div.). Time scale: (2 ms/div.).

Shut-down by CTRL signal



V_I at: T_{P1} = +25 °C, V_I = 12 V, V_O = 1.0 V $C_0 = 470 \ \mu F / 10 \ m \Omega$, $I_0 = 50 \ A$

Bottom trace: CTRL signal (2 V/div.). Time scale: (2 ms/div.).

Start-up by CTRL signal



BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

EMC Specification

Conducted EMI measured according to test set-up below. The fundamental switching frequency is 320 kHz at V_I = 12 V, max I_0 .

Conducted EMI Input terminal value (typical for default configuration)



EMI without filter for BMR 464 2008



Conducted EMI test set-up

Layout Recommendations

The radiated EMI performance of the product will depend on the PWB layout and ground layer design. It is also important to consider the stand-off of the product. If a ground layer is used, it should be connected to the output of the product and the equipment ground or chassis.

A ground layer will increase the stray capacitance in the PWB and improve the high frequency EMC performance.

Output Ripple and Noise

Output ripple and noise is measured according to figure below. A 50 mm conductor works as a small inductor forming together with the two capacitors as a damped filter.



Output ripple and noise test set-up.

Operating information

Power Management Overview

This product is equipped with a PMBus interface. The product incorporates a wide range of readable and configurable power management features that are simple to implement with a minimum of external components. Additionally, the product includes protection features that continuously safeguard the load from damage due to unexpected system faults. A fault is also shown as an alert on the SALERT pin. The following product parameters can continuously be monitored by a host: Input voltage, output voltage/current, and internal temperature. If the monitoring is not needed it can be disabled and the product enters a low power mode reducing the power consumption. The protection features are not affected.

The product is delivered with a default configuration suitable for a wide range operation in terms of input voltage, output voltage, and load. The configuration is stored in an internal Non-Volatile Memory (NVM). All power management functions can be reconfigured using the PMBus interface. Please contact your local Flex representative for design support of custom configurations or appropriate SW tools for design and download of your own configurations.

Input Voltage

The input voltage range, 4.5 - 14 V, makes the product easy to use in intermediate bus applications when powered by a non-regulated bus converter or a regulated bus converter. See Ordering Information for input voltage range.

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Input Under Voltage Lockout, UVLO

The product monitors the input voltage and will turn-on and turn-off at configured levels. The default turn-on input voltage level setting is 4.20 V, whereas the corresponding turn-off input voltage level is 3.85 V. Hence, the default hysteresis between turn-on and turn-off input voltage is 0.35 V. Once an input turnoff condition occurs, the device can respond in a number of ways as follows:

- Continue operating without interruption. The unit will 1. continue to operate as long as the input voltage can be supported. If the input voltage continues to fall, there will come a point where the unit will cease to operate.
- 2. Continue operating for a given delay period, followed by shutdown if the fault still exists. The device will remain in shutdown until instructed to restart.
- Initiate an immediate shutdown until the fault has been 3. cleared. The user can select a specific number of retry attempts.

The default response from a turn-off is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the product will be re-enabled. The turn-on and turn-off levels and response can be reconfigured using the PMBus interface.

Remote Control



The product is equipped with a remote control function, i.e., the CTRL pin. The remote control can be connected to either the primary negative input connection (GND) or an external voltage (Vext), which is a 3 - 5 V positive supply voltage in accordance to the SMBus Specification version 2.0.

The CTRL function allows the product to be turned on/off by an external device like a semiconductor or mechanical switch. By default the product will turn on when the CTRL pin is left open and turn off when the CTRL pin is applied to GND. The CTRL pin has an internal pull-up resistor. When the CTRL pin is left open, the voltage generated on the CTRL pin is max 5.5 V. If the device is to be synchronized to an external clock source, the clock frequency must be stable prior to asserting the CTRL pin.

The product can also be configured using the PMBus interface to be "Always on", or turn on/off can be performed with PMBus commands.

Input and Output Impedance

The impedance of both the input source and the load will interact with the impedance of the product. It is important that the input source has low characteristic impedance. The performance in some applications can be enhanced by addition of external capacitance as described under External Decoupling Capacitors. If the input voltage source contains

significant inductance, the addition a capacitor with low ESR at the input of the product will ensure stable operation.

External Capacitors

Input capacitors:

The input ripple RMS current in a buck converter is equal to

Eq. 1.
$$I_{inputRMS} = I_{load} \sqrt{D(1-D)}$$
,

where I_{load} is the output load current and D is the duty cycle.

The maximum load ripple current becomes $I_{load}/2$. The ripple

current is divided into three parts, i.e., currents in the input source, external input capacitor, and internal input capacitor. How the current is divided depends on the impedance of the input source, ESR and capacitance values in the capacitors. A minimum capacitance of 300 µF with low ESR is recommended. The ripple current rating of the capacitors must follow Eq. 1. For high-performance/transient applications or wherever the input source performance is degraded, additional low ESR ceramic type capacitors at the input is recommended. The additional input low ESR capacitance above the minimum level insures an optimized performance.

Output capacitors:

When powering loads with significant dynamic current requirements, the voltage regulation at the point of load can be improved by addition of decoupling capacitors at the load. The most effective technique is to locate low ESR ceramic and electrolytic capacitors as close to the load as possible, using several capacitors in parallel to lower the effective ESR. The ceramic capacitors will handle high-frequency dynamic load changes while the electrolytic capacitors are used to handle low frequency dynamic load changes. Ceramic capacitors will also reduce high frequency noise at the load.

It is equally important to use low resistance and low inductance PWB layouts and cabling.

External decoupling capacitors are a part of the control loop of the product and may affect the stability margins.

Stable operation is guaranteed for the following total capacitance C_O in the output decoupling capacitor bank where

Eq. 2.
$$C_o = [C_{\min}, C_{\max}] = [470, 30000] \,\mu\text{F}$$

The decoupling capacitor bank should consist of capacitors which has a capacitance value larger than $C \ge C_{\min}$ and has an ESR range of

Eq. 3.
$$ESR = [ESR_{min}, ESR_{max}] = [5, 30] \text{ m}\Omega$$

The control loop stability margins are limited by the minimum time constant τ_{\min} of the capacitors. Hence, the time constant of the capacitors should follow Eq. 4.

Eq. 4.
$$\tau \ge \tau_{\min} = C_{\min} ESR_{\min} = 2.35 \,\mu s$$

This relation can be used if your preferred capacitors have parameters outside the above stated ranges in Eq. 2 and Eq.3.

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

• If the capacitors capacitance value is $C < C_{\min}$ one must use at least N capacitors where

$$N \ge \left| \frac{C_{\min}}{C} \right|$$
 and $ESR \ge ESR_{\min} \frac{C_{\min}}{C}$.

If the ESR value is ESR>ESR_{max} one must use at least N capacitors of that type where

$$N \ge \left| \frac{ESR}{ESR_{\max}} \right|$$
 and $C \ge \frac{C_{\min}}{N}$.

• If the *ESR* value is *ESR*<*ESR*_{min} the capacitance value should be

 $C \ge C_{\min} \frac{ESR_{\min}}{ESR}$.

For a total capacitance outside the above stated range or capacitors that do not follow the stated above requirements above a re-design of the control loop parameters will be necessary for robust dynamic operation and stability. See technical paper TP022 for further information.

Control Loop

The product uses a voltage-mode synchronous buck controller with a fixed frequency PWM scheme. Although the product uses a digital control loop, it operates much like a traditional analog PWM controller. As in the analog controller case, the control loop compares the output voltage to the desired voltage reference and compensation is added to keep the loop stable and fast. The resulting error signal is used to drive the PWM logic. Instead of using external resistors and capacitors required with traditional analog control loops, the product uses a digital Proportional-Integral-Derivative (PID) compensator in the control loop. The characteristics of the control loop is configured by setting PID compensation parameters. These PID settings can be reconfigured using the PMBus interface.

Control Loop Compensation Setting

The products without DLC are by default configured with a robust control loop compensation setting (PID setting) which allows for a wide range operation of input and output voltages and capacitive loads as defined in the section External Decoupling Capacitors. For an application with a specific input voltage, output voltage, and capacitive load, the control loop can be optimized for a robust and stable operation and with an improved load transient response. This optimization will minimize the amount of required output decoupling capacitors for a given load transient requirement yielding an optimized cost and minimized board space. The optimization together with load step simulations can be made using the Flex Power Designer software.

Dynamic Loop Compensation (DLC)

Only some of the products that this specification covers have this feature (see section Ordering Information).

The DLC feature might in some documents be referred to as "Auto Compensation" or "Auto Tuning" feature.

The DLC feature measures the characteristics of the power train and calculates the proper compensator PID coefficients.

The default configuration is that once the output voltage ramp up has completed, the DLC algorithm will begin and a new optimized compensator solution (PID setting) will be found and implemented. The DLC algorithm typically takes between 50 ms and 200 ms to complete.

By the PMBus command AUTO_COMP_CONFIG the user may select between several different modes of operation:

- Disable
- Autocomp once, will run DLC algorithm each time the output is enabled (default configuration)
- Autocomp every second will initiate a new DLC algorithm each 1 second
- Autocomp every minute will initiate a new DLC algorithm every minute.

The DLC can also be configured to run once only after the first ramp up (after input power have been applied) and to use that temporary stored PID settings in all subsequent ramps. If input power is cycled a new DLC algorithm will be performed after the first ramp up. The default setting is however to run the DLC algorithm after every ramp up.

The DLC algorithm can also be initiated manually by sending the AUTO_COMP_CONTROL command.

The DLC can also be configured with Auto Comp Gain Control. This scales the DLC results to allow a trade-off between transient response and steady-state duty cycle jitter. A setting of 100% will provide the fastest transient response while a setting of 10% will produce the lowest jitter. The default is 50%.

Changing DLC and PID Setting

Some caution must be considered while DLC is enabled and when it is changed from enabled or disabled. When operating, the controller IC uses the settings loaded in its (volatile) RAM memory. When the input power is applied the RAM settings are retrieved from the pin-strap resistors and the two non-volatile memories (DEFAULT and USER). The sequence is described in the "Initialization Procedure" section.

When DLC is enabled:

When DLC is enabled, the normal sequence (after input power has been applied) that a value stored in the user non-volatile memory overwrites any previously loaded value does not apply for the PID setting (stored in the PID_TAPS register). The PID setting in the user non-volatile memory is ignored and a nonconfigurable default PID setting is loaded to RAM to act as a safe starting value for the DLC. Once the output has been enabled and the DLC algorithm has found a new optimized PID setting, it will be loaded in RAM and used by the control loop.

When saving changes to the user non-volatile memory, all changes made to the content of RAM will be saved. This also includes the default PID setting (loaded to RAM to act as a safe starting value) or the PID setting changed by the DLC algorithm after enabling output. The result is that as long as DLC is enabled the PID setting in the user non-volatile memory is ignored, but it might accidentally get overwritten.

When changing DLC from disabled to enabled: A non-configurable default PID setting is loaded to RAM to act as a safe starting value for the DLC (same as above).

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

When changing DLC from enabled to disabled:

When changing DLC from enabled to disabled, the PID setting in the user non-volatile memory will be loaded to RAM. Any new optimized PID setting in RAM will be lost, if not first stored to the user non-volatile memory.

When DLC is disabled:

When DLC is disabled and input power has been applied, the PID setting in the user non-volatile memory will be loaded to RAM and used in the control loop.

The original PID setting in the user non-volatile memory is quite slow and not recommended for optimal performance. If DLC is disabled it is recommended to either:

- Use the DLC to find optimized PID setting. 1.
- 2. Use Flex Power Designer to find appropriate PID setting.
- 3. Use Universal PID as defined below.

The Universal PID setting (taps) is:

A = 3289.56.

B = -6248.12.

C = 2964.06

Write 0x7CB941FDC3417CCD99 to PID_TAPS register and write command STORE USER ALL

Note that if DLC is enabled, for best results VI must be stable before DLC algorithm begins.

Load Transient Response Optimization

The product incorporates a Non-Linear transient Response, NLR, loop that decreases the response time and the output voltage deviation during a load transient. The NLR results in a higher equivalent loop bandwidth than is possible using a traditional linear control loop. The product is pre-configured with appropriate NLR settings for robust and stable operation for a wide range of input voltage and a capacitive load range as defined in the section External Decoupling Capacitors. For an application with a specific input voltage, output voltage, and capacitive load, the NLR configuration can be optimized for a robust and stable operation and with an improved load transient response. This will also reduce the amount of output decoupling capacitors and yield a reduced cost. However, the NLR slightly reduces the efficiency. In order to obtain maximal energy efficiency the load transient requirement has to be met by the standard control loop compensation and the decoupling capacitors. The NLR settings can be reconfigured using the PMBus interface.

See application note AN306 for further information.

Remote Sense

The product has remote sense that can be used to compensate for voltage drops between the output and the point of load. The sense traces should be located close to the PWB ground layer to reduce noise susceptibility. Due to derating of internal output capacitance the voltage drop should be kept below $V_{\rm DROPMAX}$ $=(5.5-V_{\rm O})/2$. A large voltage drop will impact the electrical performance of the regulator. If the remote sense is not needed, +S should be connected to VOUT and -S should be connected to GND.

Output Voltage Adjust using Pin-strap Resistor



Using an external Pin-strap resistor, R_{SET}, the output voltage can be set in the range 0.6 V to 3.3 V at 28 different levels shown in the table below. The resistor should be applied between the VSET pin and the PREF pin.

RSET also sets the maximum output voltage, see section "Output Voltage Range Limitation". The resistor is sensed only during product start-up. Changing the resistor value during normal operation will not change the output voltage. The input voltage must be at least 1 V larger than the output voltage in order to deliver the correct output voltage. See Ordering Information for output voltage range.

The following table shows recommended resistor values for RSET. Maximum 1% tolerance resistors are required.

Vo [V]	Rset[kΩ]	Vo [V]	Rset[kΩ]
0.60	10	1.50	46.4
0.65	11	1.60	51.1
0.70	12.1	1.70	56.2
0.75	13.3	1.80	61.9
0.80	14.7	1.90	68.1
0.85	16.2	2.00	75
0.90	17.8	2.10	82.5
0.95	19.6	2.20	90.9
1.00	21.5	2.30	100
1.05	23.7	2.50	110
1.10	26.1	3.00	121
1.15	28.7	3.30	133
1.20	31.6		
1.25	34.8		
1.30	38.3		
1.40	42.2		

The output voltage and the maximum output voltage can be pin strapped to three fixed values by connecting the VSET pin according to the table below.

V ₀ [V]	VSET
0.60	Shorted to PREF
1.2	Open "high impedance"
2.5	Logic High, GND as reference

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Output Voltage Adjust using PMBus

The output voltage set by pin-strap can be overridden by configuration file or by using a PMBus command. See Electrical Specification for adjustment range.

When setting the output voltage by configuration file or by a PMBus command, the specified output voltage accuracy is valid only when the set output voltage level falls within the same bin range as the voltage level defined by the pin-strap resistor R_{SET}. The applicable bin ranges are defined in the table below. Valid accuracy for voltage levels outside the applicable bin range is two times the specified.

Example:

Nominal V₀ is set to 1.10 V by R_{SET} = 26.1 k Ω . 1.10 V falls within the bin range 0.988-1.383 V, thus specified accuracy is valid when adjusting Vo within 0.988-1.383V.

V ₀ bin ranges [V]
0.600 – 0.988
0.988 – 1.383
1.383 – 1.975
1.975 – 2.398
2.398 – 2.963
2.963 - 3.753

For parallel operation, see application notes AN307.

Output Voltage Range Limitation

The output voltage range that is possible to set by configuration or by the PMBus interface is limited by the pinstrap resistor R_{SET}. The maximum output voltage is set to 110% of the nominal output value defined by RSET,

 $V_{O,MAX} = 1.1 \times V_{O,RSET}$. This protects the load from an over

voltage due to an accidental wrong PMBus command.

Output Voltage Adjust Limitation using PMBus

In addition to the maximum output voltage limitation by the pinstrap resistor RSET, there is also a limitation in how much the output voltage can be increased while the output is enabled. If output is disabled then R_{SET} resistor is the only limitation.

Example:

If the output is enabled with output voltage set to 1.0 V, then it is only possible to adjust/change the output voltage up to 1.7-V as long as the output is enabled.

Vo setting when enabled [V]	V _O set range while enabled [V]
0.000 – 0.988	~0.2 to >1.2
0.988 – 1.383	~0.2 to >1.7
1.383 – 1.975	~0.2 to >2.5
1.975 – 2.398	~0.2 to >2.97
2.398 - 2.963	~0.2 to >3.68
2.963 - 3.753	~0.2 to >4.65

Over Voltage Protection (OVP)

The product includes over voltage limiting circuitry for protection of the load. The default OVP limit is 15% above the nominal output voltage. If the output voltage exceeds the OVP limit, the product can respond in different ways:

- 1. Initiate an immediate shutdown until the fault has been cleared. The user can select a specific number of retry attempts.
- 2. Turn off the high-side MOSFET and turn on the low-side MOSFET. The low-side MOSFET remains ON until the device attempts a restart, i.e. the output voltage is pulled to ground level (crowbar function).

The default response from an overvoltage fault is to immediately shut down as in 2. The device will continuously check for the presence of the fault condition, and when the fault condition no longer exists the device will be re-enabled. For continuous OVP when operating from an external clock for synchronization, the only allowed response is an immediate shutdown. The OVP limit and fault response can be reconfigured using the PMBus interface.

Under Voltage Protection (UVP)

The product includes output under voltage limiting circuitry for protection of the load. The default UVP limit is 15% below the nominal output voltage. The UVP limit can be reconfigured using the PMBus interface.

Power Good

The product provides a Power Good (PG) flag in the Status Word register that indicates the output voltage is within a specified tolerance of its target level and no fault condition exists. If specified in section Connections, the product also provides a PG signal output. The PG pin is active high and by default open-drain but may also be configured as push-pull via the PMBus interface.

By default, the PG signal will be asserted when the output reaches above 90% of the nominal voltage, and de-asserted when the output falls below 85% of the nominal voltage. These limits may be changed via the PMBus interface. A PG delay period is defined as the time from when all conditions within the product for asserting PG are met to when the PG signal is actually asserted. The default PG delay is set to 10 ms. This value can be reconfigured using the PMBus interface. For products with DLC the PG signal is by default asserted directly after the DLC operation have been completed. If DLC is disabled the configured PG delay will be used. This can be reconfigured using the PMBus interface.

Switching Frequency

The fundamental switching frequency is 320 kHz, which yields optimal power efficiency. The switching frequency can be set to any value between 200 kHz and 640 kHz using the PMBus interface. The switching frequency will change the efficiency/power dissipation, load transient response and output ripple. For optimal control loop performance in a product without DLC, the control loop must be re-optimized when changing the switching frequency.

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Synchronization

Synchronization is a feature that allows multiple products to be synchronized to a common frequency. Synchronized products powered from the same bus eliminate beat frequencies reflected back to the input supply, and also reduces EMI filtering requirements. Eliminating the slow beat frequencies (usually <10 kHz) allows the EMI filter to be designed to attenuate only the synchronization frequency. Synchronization can also be utilized for phase spreading, described in section Phase Spreading.

The products can be synchronized with an external oscillator or one product can be configured with the SYNC pin as a SYNC Output working as a master driving the synchronization. All others on the same synchronization bus must be configured with SYNC Input. Default configuration is using the internal clock, independently of signal at the SYNC pin. See application note AN309 for further information.

Phase Spreading

When multiple products share a common DC input supply, spreading of the switching clock phase between the products can be utilized. This dramatically reduces input capacitance requirements and efficiency losses, since the peak current drawn from the input supply is effectively spread out over the whole switch period. This requires that the products are synchronized. Up to 16 different phases can be used. The phase spreading of the product can be configured using the PMBus interface.

See application note AN309 for further information.

Parallel Operation (Current Sharing)

Paralleling multiple products can be used to increase the output current capability of a single power rail. By connecting the GCB pins of each device and configuring the devices as a current sharing rail, the units will share the current equally, enabling up to 100% utilization of the current capability for each device in the current sharing rail. The product uses a low-bandwidth, first-order digital current sharing by aligning the output voltage of the slave devices to deliver the same current as the master device. Artificial droop resistance is added to the output voltage path to control the slope of the load line curve, calibrating out the physical parasitic mismatches due to power train components and PWB layout. Up to 7 devices can be configured in a given current sharing group.

In order to avoid interference with other algorithms executing during parallel operation, the dead-time algorithm should be turned off and fixed dead-times be used. See application note AN307 for further information.

Phase Adding and Shedding for Parallel Operation

During periods of light loading, it may be beneficial to disable one or more phases (modules) in order to eliminate the current drain and switching losses associated with those phases, resulting in higher efficiency. The product offers the ability to add and drop phases (modules) using a PMBus command in response to an observed load current change. All phases (modules) in a current share rail are considered active prior to the current sharing rail ramp to power-good. Phases can be dropped after power-good is reached. Any member of the current sharing rail can be dropped. If the reference module is dropped, the remaining active module with the lowest member position will become the new reference. Additionally, any change to the number of members of a current sharing rail will precipitate autonomous phase distribution within the rail where all active phases realign their phase position based on their order within the number of active members. If the members of a current sharing rail are forced to shut down due to an observed fault, all members of the rail will attempt to re-start simultaneously after the fault has cleared. See application note AN307 for further information.

Efficiency Optimized Dead Time Control

The product utilizes a closed loop algorithm to optimize the dead-time applied between the gate drive signals for the switch and synch FETs. The algorithm constantly adjusts the deadtime non-overlap to minimize the duty cycle, thus maximizing efficiency. This algorithm will null out deadtime differences due to component variation, temperature and loading effects. The algorithm can be configured via the PMBus interface.

Over Current Protection (OCP)

The product includes current limiting circuitry for protection at continuous overload. The following OCP response options are available:

- 1. Initiate a shutdown and attempt to restart an infinite number of times with a preset delay period between attempts.
- 3. Initiate a shutdown and attempt to restart a preset number of times with a preset delay period between attempts.
- 4. Continue operating for a given delay period, followed by shutdown if the fault still exists.
- 5. Continue operating through the fault (this could result in permanent damage to the power supply).
- 6. Initiate an immediate shutdown.

The default response from an over current fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition, and if the fault condition no longer exists the device will be reenabled. The load distribution should be designed for the maximum output short circuit current specified. The OCP limit and response of the product can be reconfigured using the PMBus interface.

Initialization Procedure

The product follows a specific internal initialization procedure after power is applied to the VIN pin:

- Status of the address and output voltage pin-strap pins are checked and values associated with the pin settings are loaded to RAM.
- 2. Values stored in the Flex default non-volatile memory are loaded to RAM. This overwrites any previously loaded

BMR46(series PoL Regulators
Input 4.5-14 V, Output up to 50 A / 165 W

values.

3. Values stored in the user non-volatile memory are loaded to RAM. This overwrites any previously loaded values.

Once the initialization process is completed, the product is ready to be enabled using the CTRL pin. The product is also ready to accept commands via the PMBus interface, which will overwrite any values loaded during the initialization procedure.

Soft-start Power Up

The soft-start control introduces a time-delay before allowing the output voltage to rise. Once the initialization time has passed the device will wait for the configured delay period prior to starting to ramp its output. After the delay period has expired, the output will begin to ramp towards its target voltage according to the configured soft-start ramp time. The default settings for the soft-start delay period and the softstart ramp time is 10 ms. Hence, power-up is completed within 20 ms in default configuration using remote control. When the soft-start delay time is set to 0 ms, the module will begin its ramp-up after the internal circuitry has initialized (approximately 2 ms). It is generally recommended to set the soft-start ramp-up time to a value greater than 500 µs to prevent inadvertent fault conditions due to excessive inrush current. The acctual minimum ramp-up time will however normally be limited by the control loop settings and ramp-up times of internal interface voltages in the controller circuit to approximatley 2 ms. The soft-start power up of the product can be reconfigured using the PMBus interface.



Illustration of Power Up Procedure.

Output Voltage Sequencing

A group of products may be configured to power up in a predetermined sequence. This feature is especially useful when powering advanced processors, FPGAs, and ASICs that require one supply to reach its operating voltage prior to another. Multi-product sequencing can be achieved by configuring the start delay and rise time of each device through the PMBus interface and by using the CTRL start signal. See application note AN310 for further information.



EN/LZT 146 435 R4C

© Flex

Illustration of Output Voltage Sequencing.

Voltage Tracking

The product integrates a lossless tracking scheme that allows its output to track a voltage that is applied to the VTRK pin with no external components required. During ramp-up, the output voltage follows the VTRK voltage until the preset output voltage level is met. The product offers two modes of tracking as follows:

1. Coincident. This mode configures the product to ramp its output voltage at the same rate as the voltage applied to the VTRK pin.



Illustration of Coincident Voltage Tracking.

47

October 2017

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

2. Ratiometric. This mode configures the product to ramp its output voltage at a rate that is a percentage of the voltage applied to the VTRK pin. The default setting is 50%, but a different tracking ratio may be set by an external resistive voltage divider or through the PMBus interface.



Illustration of Ratiometric Voltage Tracking

The master device in a tracking group is defined as the device that has the highest target output voltage within the group. This master device will control the ramp rate of all tracking devices and is not configured for tracking mode. All of the CTRL pins in the tracking group must be connected and driven by a single logic source. It should be noted that current sharing groups that are also configured to track another voltage do not offer pre-bias protection; a minimum load should therefore be enforced to avoid the output voltage from being held up by an outside force.

See application note AN310 for further information.

Voltage Margining Up/Down

The product can adjust its output higher or lower than its nominal voltage setting in order to determine whether the load device is capable of operating over its specified supply voltage range. This provides a convenient method for dynamically testing the operation of the load circuit over its supply margin or range. It can also be used to verify the function of supply voltage supervisors. Margin limits of the nominal output voltage $\pm 5\%$ are default, but the margin limits can be reconfigured using the PMBus interface.

Pre-Bias Startup Capability

Pre-bias startup often occurs in complex digital systems when current from another power source is fed back through a dualsupply logic component, such as FPGAs or ASICs. The product family incorporates synchronous rectifiers, but will not sink current during startup, or turn off, or whenever a fault shuts down the product in a pre-bias condition. Pre-bias protection is not offered for current sharing groups that also have voltage tracking enabled.

Group Communication Bus

The Group Communication Bus, GCB, is used to communicate between products. This dedicated bus provides the communication channel between devices for features such as sequencing, fault spreading, and current sharing. The GCB solves the PMBus data rate limitation. The GCB pin on all devices in an application should be connected together. A pullup resistor is required on the common GCB in order to guarantee the rise time as follows:

Eq. 5.
$$au = R_{GCB} C_{GCB} \leq 1 \, \mu \mathrm{s}$$
 ,

where R_{GCB} is the pull up resistor value and C_{GCB} is the bus loading. The pull-up resistor should be tied to an external supply voltage in range from 3.3 to 5 V, which should be present prior to or during power-up.

If exploring untested compensation or deadtime configurations, it is recommended that 27 Ω series resistors are placed between the GCB pin of each product and the common GCB connection. This will avoid propagation of faults between products potentially caused by hazardous configuration settings. When the configurations of the products are settled the series resistors can be removed.

The GCB is an internal bus, such that it is only connected across the modules and not the PMBus system host. GCB addresses are assigned on a rail level, i.e. modules within the same current sharing group share the same GCB address. Addressing rails across the GCB is done with a 5 bit GCB ID, yielding a theoretical total of 32 rails that can be shared with a single GCB bus. See application note AN307 for further information.

Fault spreading

The product can be configured to broadcast a fault event over the GCB bus to the other devices in the group. When a nondestructive fault occurs and the device is configured to shut down on a fault, the device will shut down and broadcast the fault event over the GCB bus. The other devices on the GCB bus will shut down together if configured to do so, and will attempt to re-start in their prescribed order if configured to do so.

Over Temperature Protection (OTP)

The products are protected from thermal overload by an internal over temperature shutdown function in the controller circuit N1, located at position P2 (see section Thermal Consideration). Some of the products that this specification covers use the temperature at position P2 (T_{P2}) as a reference for specified OTP threshold and some use position P1 (T_{P1}) as a reference for specified OTP threshold. See the Over Temperature Protection section in the electrical specification for each product.

Products with P1 as reference for OTP:

When T_{P1} as defined in thermal consideration section exceeds approximately 120 °C the product will shut down. The specified OTP threshold and hysteresis are valid for worst case operation regarding cooling conditions, input voltage and output voltage. The actually configured default value in the

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

controller circuit in position P2 is 110 °C, but at worst case operation the temperature is approximately 10 °C higher at position P1. At light load the temperature is approximately the same in position P1 and P2. This means the OTP threshold and hysteresis will be lower at light load conditions when P1 is used as a reference for OTP.

Products with P2 as reference OTP:

When T_{P2} as defined in thermal consideration section exceeds 120 °C the product will shut down. For products with P2 as a reference for OTP the configured default value in the controller circuit in position P2 is 120 °C.

The OTP threshold, hysteresis, and fault response of the product can be reconfigured using the PMBus interface. The fault response can be configured as follows:

- 1. Initiate a shutdown and attempt to restart an infinite number of times with a preset delay period between attempts (default configuration).
- 2. Initiate a shutdown and attempt to restart a preset number of times with a preset delay period between attempts.
- 3. Continue operating for a given delay period, followed by shutdown if the fault still exists.
- 4. Continue operating through the fault (this could result in permanent damage to the power supply).
- 5. Initiate an immediate shutdown.

Optimization examples

This product is designed with a digital control circuit. The control circuit uses a configuration file which determines the functionality and performance of the product. It is possible to change the configuration file to optimize certain performance characteristics. In the table below is a schematic view on how to change different configuration parameters in order to achieve an optimization towards a wanted performance.

1	Increase
\rightarrow	No change
\downarrow	Decrease

Config. parameters	Switching frequency	Control loop bandwidth	NLR threshold	Diode emulation (DCM)	Min. pulse
Optimized performance					
Maximize efficiency	\downarrow	\rightarrow	\uparrow	Enable	Disable
Minimize ripple ampl.	ſ	\rightarrow	1	Enable or disable	Enable or disable
Improve load transient response	ſ	Ť	↓	Disable	Disable
Minimize idle power loss	\downarrow	Ť	\rightarrow	Enable	Enable

Note 1: The following table, graphs and waveforms are only examples and valid for BMR 464 2008.

Note 2: In the following table and graphs, the worst-case scenario (load step 37.5-12.5 A) has been considered for load transient.

		Default	$V_{\rm O}$ = 0.6 V	0.95	
		configuration: Continues	V _o = 1.0 V	0.95	W
		Conduction Mode, CCM	V ₀ = 1.8 V	1.22	vv
			$V_{\rm O}$ = 3.3 V	1.88	
		DCM, Discontinues	$V_{\rm O}$ = 0.6 V	0.21	
	Input idling	Conduction	V _o = 1.0 V	0.21	w
Pli	power (no load)	Mode	V ₀ = 1.8 V	0.21	
	· · · ·	(diode emulation)	$V_{\rm O}$ = 3.3 V	0.21	
		DCM with	V ₀ = 0.6 V	0.43	
		Minimum	V _o = 1.0 V	0.46	W
		Pulse	V _o = 1.8 V	0.54	vv
		Enabled	V ₀ = 3.3 V	0.67	
			Default configuration: Monitoring enabled	170	mW
P _{CTRL} st	P _{CTRL} Input standby power	Turned off with CTRL-pin	Pulse monitor mode: Monitoring disabled	109	mW
			Low power mode: Monitoring disabled	85	mW
		Default	V ₀ = 0.6 V	300	
	Load transient	configuration	V _o = 1.0 V	300	mV
	peak	di/dt = 2 A/μs C _o = 470 μF	V ₀ = 1.8 V	305	111 V
	voltage		V ₀ = 3.3 V	315	
V _{tr1}	deviation	DLC and Optimized	V ₀ = 0.6 V	100	
	Load step	NLR	V _o = 1.0 V	100	mV
	25-75-25% of max I ₀	configuration	V ₀ = 1.8 V	100	IIIV
		di/dt = 2 A/μs C _o = 470 μF	V ₀ = 3.3 V	100	
		Default	$V_{\rm O}$ = 0.6 V	100	
tran: reco time	Load	configuration	V _o = 1.0 V	100	
	transient	$di/dt = 2 A/\mu s$	V ₀ = 1.8 V	100	
	recovery time	С ₀ =470 µF	V ₀ = 3.3 V	100	
t _{tr1}		DLC and Optimized	V ₀ = 0.6 V	50	β
	Load step 25-75-25%	NLR	V _o = 1.0 V	50	
	of max ${\rm I}_{\rm O}$	configuration	V _o = 1.8 V	50	
	di/dt = 2 A/μs C _o = 470 μF		V ₀ = 3.3 V	50	

October 2017

Default NLR

Default NLR

Universal PID,

Opt. NLR

DIC

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex



Efficiency vs. Output Current and Switching frequency



Efficiency vs. load current and switching frequency at $T_{P1} = +25 \text{ °C}, V_1 = 12 \text{ V}, V_0 = 1.0 \text{ V}, C_0 = 470 \mu\text{F}/10 \text{ m}\Omega$ Default configuration except changed frequency

Power Dissipation vs. Output Current and Switching frequency



Dissipated power vs. load current and switching frequency at T_{P1} = +25 °C, V_I = 12 V, V_O = 1.0 V, C_O = 470 µF/10 mΩ Default configuration except changed frequency

Output Ripple vs. Switching frequency



Output voltage ripple V_{pk-pk} at: T_{P1} = +25 °C, V_I = 12 V, C₀ = 470 μ F/10 m Ω , Io = 50 A resistive load. Default configuration except changed frequency.



Load transient peak voltage deviation vs. frequency. Step-change (12.5-37.5-12.5 A). T_{P1} = +25 °C, V_1 = 12 V, V_0 =1.0 V, C_0 = 470 µF/10 m Ω

200

100





Step (12.5-37.5-12.5 A). Parallel coupling of capacitors with 470 μF/10 mΩ, T_{P1} = +25 °C. V₁ = 12 V, V₀ = 1.0 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Load Transient vs. Decoupling Capacitance, Vo = 3.3 V



Load transient peak voltage deviation vs. decoupling capacitance. Step (12.5-37.5-12.5 A). Parallel coupling of capacitors with 470 $\mu F/10$ mO, T_{P1} = +25 °C. V_I = 12 V, V_O = 3.3 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Load Transient vs. Decoupling Capacitance, Vo = 1.0 V

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Output Load Transient Response, Default Configuration



Output voltage response to load current step-T change (12.5-37.5-12.5 A) at: T_{P1} = +25 °C, V₁ = 12 V, V₀ = 1.0 V T di/dt=2 A/µs, f_{sw} = 320 kHz, C₀ = 470 µF/10 mΩ Top trace: output voltage (200 mV/div.). Bottom trace: load current (10 A/div.). Time scale: (0.1 ms/div.). Default configuration (DLC and default NLR)

Output Load Transient Response, DLC and No NLR



Output voltage response to load current step-T change (12.5-37.5-12.5 A) at: E T_{P1} = +25 °C, V_1 = 12 V, V_0 = 1.0 V T d/dt=2 A/\mus, f_{sw} = 320 kHz, C_0 = 470 \mu F/10 m\Omega DLC and no NLR

Top trace: output voltage (200 mV/div.). Bottom trace: load current (10 A/div.). Time scale: (0.1 ms/div.).

Output Load Transient Response, DLC and Optimized NLR

			 	 Λ		
 	,	anne waters		 Anne	ais ^t er veri m	-
			ţ.			
			ţ			
			ţ			
 			 · · · · ·	 		
			ţ			
	,	*** ***	 <u>+ ++++++++++</u> -+			
			ţ			
			t			
			 1			
			 <u> </u>	 -		
			ł			

 $\begin{array}{l} \mbox{Change (12.5-37.5-12.5 A) at:} \\ \mbox{T}_{P1} = +25 \ ^\circ C, \ V_1 = 12 \ V, \ V_0 = 1.0 \ V \\ \mbox{did12} \ A \ \mu s, \ f_{sw} = 320 \ kHz, \ C_0 = 470 \ \mu F/10 \ m\Omega \end{array}$ DLC and optimized NLR

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C

© Flex

October 2017

Thermal Consideration

General

The product is designed to operate in different thermal environments and sufficient cooling must be provided to ensure reliable operation.

Cooling is achieved mainly by conduction, from the pins to the host board, and convection, which is dependent on the airflow across the product. Increased airflow enhances the cooling of the product.

The Output Current Derating graph found in the Output section for each model provides the available output current vs. ambient air temperature and air velocity at specified V_I.

The product is tested on a 254 x 254 mm, 35 µm (1 oz), test board mounted vertically in a wind tunnel with a cross-section of 608 x 203 mm. The test board has 8 layers.

Proper cooling of the product can be verified by measuring the temperature at positions P1 and P2. The temperature at these positions should not exceed the max values provided in the table below.

Note that the max value is the absolute maximum rating (non destruction) and that the electrical Output data is guaranteed up to T_{P1} +95 °C.

See Design Note 019 for further information.

Definition of product operating temperature

The product operating temperatures are used to monitor the temperature of the product, and proper thermal conditions can be verified by measuring the temperature at positions P1 and P2. The temperature at these positions (TP1, TP2) should not exceed the maximum temperatures in the table below. The number of measurement points may vary with different thermal design and topology. Temperatures above maximum TP1, measured at the reference point P1 are not allowed and may cause permanent damage. It should also be noted that depending on setting of the over temperature protection (OTP) and operating conditions, the product may shut down before the maximum allowed temperature at T_{P1} is reached.

Position	Description	Max Temp.
P1	Reference point, L1, inductor	125 C [*]
P2	N1, control circuit	125 C [*]

* A guard band of 5 °C is applied to the maximum recorded component temperatures when calculating output current derating curves.



Temperature positions and air flow direction.

SIP version



Temperature positions and air flow direction.

Definition of reference temperature T_{P1}

The reference temperature is used to monitor the temperature limits of the product. Temperature above maximum TP1, measured at the reference point P1 is not allowed and may cause degradation or permanent damage to the product. T_{P1} is also used to define the temperature range for normal operating conditions. T_{P1} is defined by the design and used to guarantee safety margins, proper operation and high reliability of the product.

Technical Specification

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Connections (Lay Down version)



Pin layout, top view (component placement for illustration only).

Pin	Designation	Function
1A, 1B	VIN	Input Voltage
2A, 2B	GND	Power Ground
3A, 3B	VOUT	Output Voltage
4A	VTRK	Voltage Tracking input
4B	PREF	Pin-strap reference
5A	+S	Positive sense
5B	-S	Negative sense
6A	SA0	PMBus address pinstrap 0
6B	GCB	Group Communication Bus
7A	SCL	PMBus Clock
7B	SDA	PMBus Data
8A	VSET	Output voltage pinstrap
8B	SYNC	Synchronization I/O
9A	SALERT	PMBus Alert
9B	CTRL	Remote Control
10A	PG	Power Good
10B	SA1	PMBus address pinstrap 1

Connections (SIP version)



Pin layout, bottom view (component placement for illustration only).

Pin	Designation	Function
1A, 1B	VIN	Input Voltage
2A, 2B	GND	Power Ground
3A, 3B	VOUT	Output Voltage
4A	+S	Positive sense
4B	-S	Negative sense
5A	VSET	Output voltage pinstrap
5B	VTRK	Voltage Tracking input
6A	SALERT	PMBus Alert
6B	SDA	PMBus Data
7A	SCL	PMBus Clock
7B	SA1	PMBus address pinstrap 1
8A	SA0	PMBus address pinstrap 0
8B	SYNC	Synchronization I/O
9A	PG	Power Good
9B	CTRL	Remote Control
10A	GCB	Group Communication Bus
10B	PREF	Pin-strap reference

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Unused input pins

Unused SDA, SCL and GCB pins should still have pull-up resistors as specified.

Unused VTRK or SYNC pins should be left open or connected to the PREF pin.

Unused CTRL pin can be left open due to internal pull-up. VSET and SA0/SA1 pins must be used. These pins must have pin-strap resistors or strapping settings as specified.

PWB layout considerations

The pin-strap resistors, R_{SET} , and $R_{\text{SA0}}/R_{\text{SA1}}$ should be placed as close to the product as possible to minimize loops that may pick up noise.

Avoid current carrying planes under the pin-strap resistors and the PMBus signals.

The capacitor C_{I} (or capacitors implementing it) should be placed as close to the input pins as possible.

Capacitor C_0 (or capacitors implementing it) should be placed close to the load.

Care should be taken in the routing of the connections from the sensed output voltage to the S+ and S– terminals. These sensing connections should be routed as a differential pair, preferably between ground planes which are not carrying high currents. The routing should avoid areas of high electric or magnetic fields.

Technical Specification 55

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Typical Application Circuit (Lay Down version)



Standalone operation with PMBus communication. Top view of product footprint.

	1	
BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	



Standalone operation with PMBus communication. Top view of product footprint.

Technical Specification 57

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Typical Application Circuit – Parallel Operation



Parallel operation.

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

PMBus interface

This product provides a PMBus digital interface that enables the user to configure many aspects of the device operation as well as to monitor the input and output voltages, output current and device temperature. The product can be used with any standard two-wire I²C or SMBus host device. In addition, the product is compatible with PMBus version 1.3 and includes an SALERT line to help mitigate bandwidth limitations related to continuous fault monitoring. The product supports 100 kHz and 400kHz bus clock frequency only. The PMBus signals, SCL, SDA and SALERT require passive pull-up resistors as stated in the SMBus Specification. Pull-up resistors are required to guarantee the rise time as follows:

Eq. 6.
$$\tau = R_p C_p \le 1 \mu s$$

where R_{ρ} is the pull-up resistor value and C_{ρ} is the bus loading, the maximum allowed bus load is 400 pF. The pull-up resistor should be tied to an external supply voltage in range from 3 to 5.5 V, which should be present prior to or during power-up. If the proper power supply is not available, voltage dividers may be applied. Note that in this case, the resistance in the equation above corresponds to parallel connection of the resistors forming the voltage divider.

See application note AN304 for details on interfacing the product with a microcontroller.

Monitoring via PMBus

It is possible to monitor a wide variety of parameters through the PMBus interface. Fault conditions can be monitored using the SALERT pin, which will be asserted when any number of pre-configured fault or warning conditions occurs. It is also possible to continuously monitor one or more of the power conversion parameters including but not limited to the following:

- Input voltage (READ_VIN)
- Output voltage (READ_VOUT)
- Output current (READ_IOUT)
- Internal junction temperature (READ_TEMPERATURE_1)
- Switching frequency (READ_FREQUENCY)
- Duty cycle (READ_DUTY_CYCLE)

In the default configuration monitoring is enabled also when the output voltage is disabled. This can be changed in order to reduce standby power consumption.

Snap shot parameter capture

This product offers a special feature that enables the user to capture parametric data during normal operation or following a fault. The following parameters are stored:

- Input voltage
- Output voltage
- Output current
- Internal junction temperature
- Switching frequency
- Duty cycle
- Status registers

The Snapshot feature enables the user to read the parameters via the PMBus interface during normal operation, although it should be noted that reading the 22 bytes will occupy the bus for some time. The Snapshot enables the user to store the snapshot parameters to Flash memory in response to a pending fault as well as to read the stored data from Flash memory after a fault has occurred. Automatic store to Flash memory following a fault is triggered when any fault threshold level is exceeded, provided that the specific fault response is to shut down. Writing to Flash memory is not allowed if the device is configured to restart following the specific fault condition. It should also be noted that the device supply voltage must be maintained during the time the device is writing data to Flash memory; a process that requires between 700-1400 us depending on whether the data is set up for a block write. Undesirable results may be observed if the input voltage of the product drops below 3.0 V during this process.

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Non-Volatile Memory (NVM)

The product incorporates two Non-Volatile Memory areas for storage of the supported PMBus commands; the Default NVM and the User NVM.

The Default NVM is pre-loaded with Flex factory default values. The Default NVM is write-protected and can be used to restore the Flex factory default values through the command RESTORE DEFAULT ALL.

The User NVM is pre-loaded with Flex factory default values. The User NVM is writable and open for customization. The values in NVM are loaded into operational RAM during initialization according to section "Initialization Procedure", where after commands can be changed through the PMBus Interface. The STORE_USER_ALL command will store the changed parameters to the User NVM.



Software tools for design and production

Flex provides software tools for configuration and monitoring of this product via the PMBus interface.

For more information please contact your local Flex sales representative.

PMBus addressing

The PMBus address should be configured with resistors connected between the SA0/SA1 pins and the PREF pin, as shown in the figure below. Recommended resistor values for hard-wiring PMBus addresses are shown in the table. 1% tolerance resistors are required.



Schematic of connection of address resistor.

Index	$R_{SA}[k\Omega]$	Index	R _{SA} [kΩ]
0	10	13	34.8
1	11	14	38.3
2	12.1	15	42.2
3	13.3	16	46.4
4	14.7	17	51.1
5	16.2	18	56.2
6	17.8	19	61.9
7	19.6	20	68.1
8	21.5	21	75
9	23.7	22	82.5
10	26.1	23	90.9
11	28.7	24	100
12	31.6		

The PMBus address follows the equation below:

Eq. 7. PMBus Address (decimal) = 25 x (SA1 index) + (SA0 index)

The user can theoretically configure up to 625 unique PMBus addresses, however the PMBus address range is inherently limited to 128. Therefore, the user should use index values 0 - 4 on the SA1 pin and the full range of index values on the SA0 pin, which will provide 125 device address combinations. The user shall also be aware of further limitations of the address space as stated in the SMBus Specification.

Note that address 0x4B is allocated for production needs and cannot be used.

BMR46(series PoL Regulators
Input 4.5-14 V, Output up to 50 A / 165 W

Optional PMBus Addressing

Alternatively the PMBus address can be defined by connecting the SA0/SA1 pins according to the table below. SA1 = open for products with no SA1 pin.

		SA0		
		low open high		high
	low	20h	21h	22h
SA1	open	23h	24h	25h
	high	26h	27h	Reserved

Low = Shorted to PREF Open = High impedance High = Logic high, GND as reference, Logic High definitions see Electrical Specification

Reserved Addresses

Address 4Bh is allocated for production needs and cannot be used.

Addresses listed in the table below are reserved or assigned according to the SMBus specification and may not be usable. Refer to the SMBus specification for further information.

Address (decimal)	Comment
0	General Call Address / START byte
1	CBUS address
2	Address reserved for different bus format
3-7	Reserved for future use
8	SMBus Host
9-11	Assigned for Smart Battery
12	SMBus Alert Response Address
40	Reserved for ACCESS.bus host
44-45	Reserved by previous versions of the SMBus specification
55	Reserved for ACCESS.bus default address
64-68	Reserved by previous versions of the SMBus specification
72-75	Unrestricted addresses
97	SMBus Device Default Address
120-123	10-bit slave addressing
124-127	Reserved for future use

© Flex

EN/LZT 146 435 R4C

I²C/SMBus – Timing



Setup and hold times timing diagram

The setup time, t_{set}, is the time data, SDA, must be stable before the rising edge of the clock signal, SCL. The hold time thold, is the time data, SDA, must be stable after the falling edge of the clock signal, SCL. If these times are violated incorrect data may be captured or meta-stability may occur and the bus communication may fail. When configuring the product, all standard SMBus protocols must be followed, including clock stretching. Refer to the SMBus specification, for SMBus electrical and timing requirements. This product does not support the BUSY flag in the status commands to indicate product being too busy for SMBus response. Instead a bus-free time delay according to this specification must occur between every SMBus transmission (between every stop & start condition). In case of storing the RAM content into the internal non-volatile memory (commands STORE USER ALL and STORE DEFAULT ALL) an additional delay of 100 ms has to be inserted. A 100 ms delay should be inserted after a restore from internal non-volatile memory (commands RESTORE_DEFAULT_ALL and RESTORE_USER_ALL).

60

October 2017

October 2017

EN/LZT 146 435 R4C

© Flex

BMR46(series PoL Regulators
Input 4.5-14 V, Output up to 50 A / 165 W

PMBus Commands

The products are PMBus compliant. The following table lists the implemented PMBus read commands. For more detailed information see PMBus Power System Management Protocol Specification; Part I – General Requirements, Transport and Electrical Interface and PMBus Power System Management Protocol; Part II – Command Language.

Designation	Cmd	Impl
Standard PMBus Commands		
Control Commands		
PAGE	00h	No
OPERATION	01h	Yes
ON_OFF_CONFIG	02h	Yes
WRITE_PROTECT	10h	No
Output Commands		
VOUT_MODE (Read Only)	20h	Yes
VOUT_COMMAND	21h	Yes
VOUT_TRIM	22h	Yes
VOUT_CAL_OFFSET	23h	Yes
VOUT_MAX	24h	Yes
VOUT_MARGIN_HIGH	25h	Yes
VOUT_MARGIN_LOW	26h	Yes
VOUT_TRANSITION_RATE	27h	Yes
VOUT_DROOP	28h	Yes
MAX_DUTY	32h	Yes
FREQUENCY_SWITCH	33h	Yes
VIN_ON	35h	No
VIN_OFF	36h	No
IOUT_CAL_GAIN	38h	Yes
IOUT_CAL_OFFSET	39h	Yes
VOUT_SCALE_LOOP	29h	No
VOUT_SCALE_MONITOR	2Ah	No
COEFFICIENTS	30h	No
Fault Limit Commands		
POWER_GOOD_ON	5Eh	Yes
POWER_GOOD_OFF	5Fh	No
VOUT_OV_FAULT_LIMIT	40h	Yes
VOUT_OV_WARN_LIMIT	42h	No
VOUT_UV_WARN_LIMIT	43h	No
VOUT_UV_FAULT_LIMIT	44h	Yes
IOUT_OC_FAULT_LIMIT	46h	Yes
IOUT_OC_WARN_LIMIT	4Ah	No
IOUT_UC_FAULT_LIMIT	4Bh	Yes

Designation	Cmd	Impl
OT_FAULT_LIMIT	4Fh	Yes
OT_WARN_LIMIT	51h	Yes
UT_WARN_LIMIT	52h	Yes
UT_FAULT_LIMIT	53h	Yes
VIN_OV_FAULT_LIMIT	55h	Yes
VIN_OV_WARN_LIMIT	57h	Yes
VIN_UV_WARN_LIMIT	58h	Yes
VIN_UV_FAULT_LIMIT	59h	Yes
Fault Response Commands		
VOUT_OV_FAULT_RESPONSE	41h	Yes
VOUT_UV_FAULT_RESPONSE	45h	Yes
OT_FAULT_RESPONSE	50h	Yes
UT_FAULT_RESPONSE	54h	Yes
VIN_OV_FAULT_RESPONSE	56h	Yes
VIN_UV_FAULT_RESPONSE	5Ah	Yes
IOUT_OC_FAULT_RESPONSE	47h	No
IOUT_UC_FAULT_RESPONSE	4Ch	No
Time setting Commands		
TON_DELAY	60h	Yes
TON_RISE	61h	Yes
TOFF_DELAY	64h	Yes
TOFF FALL	65h	Yes
TON_MAX_FAULT_LIMIT	62h	No
Status Commands (Read Only)		
CLEAR_FAULTS	03h	Yes
STATUS_BYTE	78h	Yes
STATUS_WORD	79h	Yes
STATUS_VOUT	7Ah	Yes
STATUS_IOUT	7Bh	Yes
STATUS_INPUT	7Ch	Yes
STATUS_TEMPERATURE	7Dh	Yes
STATUS_CML	7Eh	Yes
STATUS_MFR_SPECIFIC	80h	Yes
Monitor Commands (Read Only		
READ_VIN	88h	Yes
 Read_vout	8Bh	Yes
 Read_IOUT	8Ch	Yes
 READ_TEMPERATURE_1	8Dh	Yes
READ_TEMPERATURE_2	8Eh	No
READ_FAN_SPEED_1	90h	No
READ_DUTY_CYCLE	94h	Yes
READ_FREQUENCY	95h	Yes

BMR46(series PoL Regulators Input 4.5-14 V, Output up to 50 A / 165 W

EN/LZT 146 435 R4C © Flex October 2017

Designation	Cmd	Impl
Group Commands		
INTERLEAVE	37h	Yes
PHASE CONTROL	F0h	Yes
Identification Commands		
PMBUS_REVISION	98h	Yes
MFR_ID	99h	Yes
MFR_MODEL	9Ah	Yes
MFR_REVISION	9Bh	Yes
MFR_LOCATION	9Ch	Yes
MFR_DATE	9Dh	Yes
MFR_SERIAL	9Eh	Yes
Supervisory Commands		
STORE_DEFAULT_ALL	11h	Yes
RESTORE_DEFAULT_ALL	12h	Yes
STORE_USER_ALL	15h	Yes
RESTORE_USER_ALL	16h	Yes
Product Specific Commands		
Output Commands		
XTEMP_SCALE	D9h	No
XTEMP_OFFSET	DAh	No
Time Setting Commands		
POWER_GOOD_DELAY	D4h	Yes
Fault limit Commands		
IOUT_AVG_OC_FAULT_LIMIT	E7h	Yes
IOUT_AVG_UC_FAULT_LIMIT	E8h	Yes
Fault Response Commands		
MFR_IOUT_OC_FAULT_RESPONSE	E5h	Yes
MFR_IOUT_UC_FAULT_RESPONSE	E6h	Yes
OVUV_CONFIG	D8h	Yes
Configuration and Control Commands		
MFR_CONFIG	D0h	Yes
USER_CONFIG	D1h	Yes
MISC_CONFIG	E9h	Yes
TRACK_CONFIG	E1h	Yes
PID_TAPS	D5h	Yes
PID_TAPS_CALC [*]	F2h	Yes
INDUCTOR	D6h	Yes
NLR_CONFIG	D7h	Yes
TEMPCO_CONFIG	DCh	Yes
IOUT_OMEGA_OFFSET [*]	BEh	Yes

AUTO_COMP_CONTROL**	BDh	Yes
AUTO_COMP_CONFIG**	BCh	Yes
DEADTIME	DDh	Yes
DEADTIME_CONFIG	DEh	Yes
DEADTIME_MAX	BFh	Yes
SNAPSHOT	EAh	Yes
SNAPSHOT_CONTROL	F3h	Yes
DEVICE_ID	E4h	Yes
USER_DATA_00	B0h	Yes
Group Commands		
SEQUENCE	E0h	Yes
GCB_CONFIG	D3h	Yes
GCB_GROUP	E2h	Yes
ISHARE_CONFIG	D2h	Yes
PHASE_CONTROL	F0h	Yes
Supervisory Commands		
PRIVATE_PASSWORD		Yes
PUBLIC_PASSWORD	FCh	Yes
UNPROTECT	FDh	Yes
SECURITY_LEVEL	FAh	Yes

Notes:

Cmd is short for Command. Impl is short for Implemented.

* These commands are available in products without DLC.

** These commands are available in products with DLC.

Technical Specification 63

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Mechanical Information - Hole Mount, Open Frame Version



All component placements – whether shown as physical components or symbolical outline – are for reference only and are subject to change throughout the product's life cycle, unless explicitly described and dimensioned in this drawing.

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	



Mechanical Information - Surface Mount Version

All component placements – whether shown as physical components or symbolical outline – are for reference only and are subject to change throughout the product's life cycle, unless explicitly described and dimensioned in this drawing.

[0.055]

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Mechanical Information – SIP



Table 1 Pin option Lead Length 4±0.25 [0.157±0.01] Standard Long option 5.5±0.25[0.217±0.01]

RECOMMENDED FOOTPRINT - TOP VIEW

⊕ 0.4[0.016] (M)

PIN SPECIFICATIONS Pin 1A-3B Material: Copper alloy (C11000) Plating: Min Au 0.1 µm over 1–3 µm Ni. Pin 4A-10B Material: Copper alloy Plating: Min Au 0.1 µm over 1 µm Ni.

Weight: Typical 10.3 g All dimensions in mm [inch] Tolerances unless specified: ×.× ±0.50 [0.02] x.xx±0.25 [0.01] (not applied on footprint or typical values)

E



All component placements – whether shown as physical components or symbolical outline – are for reference only and are subject to change throughout the product's life cycle, unless explicitly described and dimensioned in this drawing.

⊕ 0.5 [0.02] 🛞

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Soldering Information - Surface Mounting and Hole Mount through Pin in Paste Assembly

The product is intended for forced convection or vapor phase reflow soldering in SnPb or Pb-free processes.

The reflow profile should be optimised to avoid excessive heating of the product. It is recommended to have a sufficiently extended preheat time to ensure an even temperature across the host PWB and it is also recommended to minimize the time in reflow.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board, since cleaning residues may affect long time reliability and isolation voltage.

General reflow process specificat	ions	SnPb eutectic	Pb-free
Average ramp-up (T _{PRODUCT})		3°C/s max	3°C/s max
Typical solder melting (liquidus) temperature	TL	183°C	221°C
Minimum reflow time above $T_{\scriptscriptstyle L}$		60 s	60 s
Minimum pin temperature	T _{PIN}	210°C	235°C
Peak product temperature	TPRODUCT	225°C	260°C
Average ramp-down (T _{PRODUCT})		6°C/s max	6°C/s max
Maximum time 25°C to peak		6 minutes	8 minutes



Minimum Pin Temperature Recommendations

Pin number 2B is chosen as reference location for the minimum pin temperature recommendation since this will likely be the coolest solder joint during the reflow process.

SnPb solder processes

For SnPb solder processes, a pin temperature (T_{PIN}) in excess of the solder melting temperature, (T_L, 183°C for Sn63Pb37) for more than 60 seconds and a peak temperature of 220°C is recommended to ensure a reliable solder joint.

For dry packed products only: depending on the type of solder paste and flux system used on the host board, up to a recommended maximum temperature of 245°C could be used. if the products are kept in a controlled environment (dry pack handling and storage) prior to assembly.

Lead-free (Pb-free) solder processes

For Pb-free solder processes, a pin temperature (T_{PIN}) in excess of the solder melting temperature (TL, 217 to 221°C for SnAgCu solder alloys) for more than 60 seconds and a peak temperature of 245°C on all solder joints is recommended to ensure a reliable solder joint.

Maximum Product Temperature Requirements

Top of the product PWB near pin 10B is chosen as reference location for the maximum (peak) allowed product temperature (T_{PRODUCT}) since this will likely be the warmest part of the product during the reflow process.

SnPb solder processes

For SnPb solder processes, the product is gualified for MSL 1 according to IPC/JEDEC standard J-STD-020C.

During reflow T_{PRODUCT} must not exceed 225 °C at any time.

Pb-free solder processes

For Pb-free solder processes, the product is qualified for MSL 3 according to IPC/JEDEC standard J-STD-020C.

During reflow T_{PRODUCT} must not exceed 260 °C at any time.

Dry Pack Information

Products intended for Pb-free reflow soldering processes are delivered in standard moisture barrier bags according to IPC/JEDEC standard J-STD-033 (Handling, packing, shipping and use of moisture/reflow sensitivity surface mount devices).

Using products in high temperature Pb-free soldering processes requires dry pack storage and handling. In case the products have been stored in an uncontrolled environment and no longer can be considered dry, the modules must be baked according to J-STD-033.

Thermocoupler Attachment

Pin 10B for measurement of maximum Product temperature TPRODUCT 6 ● + 10A ● -9A , Be **\$**_4 **•** 6A **€**___€ \$²^A ^{2B}, ⓓ

Pin 2B for measurement of minimum Pin (solder joint) temperature T_{PIN}

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Soldering Information - Hole Mounting

The hole mounted product is intended for plated through hole mounting by wave or manual soldering. The pin temperature is specified to maximum to 270°C for maximum 10 seconds.

A maximum preheat rate of 4°C/s and maximum preheat temperature of 150°C is suggested. When soldering by hand, care should be taken to avoid direct contact between the hot soldering iron tip and the pins for more than a few seconds in order to prevent overheating.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board. The cleaning residues may affect long time reliability and isolation voltage.

Delivery Package Information

The products are delivered in antistatic carrier tape (EIA 481 standard).

	Carrier Tape Specifications
Material	Antistatic PS
Surface resistance	<10 ⁷ Ohm/square
Bakeability	The tape is not bakable
Tape width, W	56 mm [2.20 inch]
Pocket pitch, P1	32 mm [1.26 inch]
Pocket depth, K ₀	13 mm [0.51 inch]
Reel diameter	381 mm [15 inch]
Reel capacity	130 products /reel
Reel weight	1.8 kg/full reel





EN/LZT 146 435 R4C

© Flex

BMR46(series PoL Regulators
Input 4.5-14 V, Output up to 50 A / 165 W

Soldering Information - Hole Mounting (SIP version)

The product is intended for plated through hole mounting by wave or manual soldering. The pin temperature is specified to maximum to 270° C for maximum 10 seconds.

A maximum preheat rate of 4°C/s and maximum preheat temperature of 150°C is suggested. When soldering by hand, care should be taken to avoid direct contact between the hot soldering iron tip and the pins for more than a few seconds in order to prevent overheating.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board. The cleaning residues may affect long time reliability and isolation voltage.

Delivery Package Information (SIP version)

The products are delivered in antistatic trays

Tray Specifications		
Material	Antistatic Polyethylene foam	
Surface resistance	10 ⁵ < Ohms/square <10 ¹¹	
Bakability	The trays are not bakeable	
Tray thickness	15 mm [0.709 inch]	
Box capacity	100 products, 2 full trays/box)	
Tray weight	35 g empty tray, 549 g full tray	



October 2017

BMR46(series PoL Regulators	EN/LZT 146 435 R4C	October 2017
Input 4.5-14 V, Output up to 50 A / 165 W	© Flex	

Product Qualification Specification

Characteristics			
External visual inspection	IPC-A-610		
Change of temperature (Temperature cycling)	IEC 60068-2-14 Na	Temperature range Number of cycles Dwell/transfer time	-40 to 100°C 1000 15 min/0-1 min
Cold (in operation)	IEC 60068-2-1 Ad	Temperature T _A Duration	-45°C 72 h
Damp heat	IEC 60068-2-67 Cy	Temperature Humidity Duration	85°C 85 % RH 1000 hours
Dry heat	IEC 60068-2-2 Bd	Temperature Duration	125°C 1000 h
Electrostatic discharge susceptibility	IEC 61340-3-1, JESD 22-A114 IEC 61340-3-2, JESD 22-A115	Human body model (HBM) Machine Model (MM)	Class 2, 2000 V Class 3, 200 V
Immersion in cleaning solvents	IEC 60068-2-45 XA, method 2	Water Glycol ether	55°C 35°C
Mechanical shock	IEC 60068-2-27 Ea	Peak acceleration Duration	100 g 6 ms
Moisture reflow sensitivity ¹	J-STD-020C	Level 1 (SnPb-eutectic) Level 3 (Pb Free)	225°C 260°C
Operational life test	MIL-STD-202G, method 108A	Duration	1000 h
Resistance to soldering heat ²	IEC 60068-2-20 Tb, method 1A	Solder temperature Duration	270°C 10-13 s
Robustness of terminations	IEC 60068-2-21 Test Ua1 IEC 60068-2-21 Test Ue1	Through hole mount products Surface mount products	All leads All leads
Solderability	IEC 60068-2-58 test Td ¹	Preconditioning Temperature, SnPb Eutectic Temperature, Pb-free	150°C dry bake 16 h 215°C 235°C
	IEC 60068-2-20 test Ta ²	Preconditioning Temperature, SnPb Eutectic Temperature, Pb-free	Steam ageing 235°C 245°C
Vibration, broad band random	IEC 60068-2-64 Fh, method 1	Frequency Spectral density Duration	10 to 500 Hz 0.07 g ² /Hz 10 min in each direction

Notes ¹ Only for products intended for reflow soldering (surface mount products) ² Only for products intended for wave soldering (plated through hole products)



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.