## DAVICOM Semiconductor, Inc.

## DM9003

## 10/100 Mbps 2-port Ethernet Switch Controller with General Processor Interface

## DATA SHEET

## CONTENT

1. GENERAL DESCRIPTION. ..... 9
2. BLOCK DIAGRAM ..... 9
3. FEATURES ..... 10
4. PIN CONFIGURATION : 64 PIN LQFP. ..... 11
5. PIN DESCRIPTION ..... 12
5.1 Processor Bus interface ..... 12
5.2 EEPROM Interfaces ..... 12
5.3 LED Pins ..... 13
5.4 Clock Interface. ..... 13
5.5 Network Interface ..... 13
5.6 Miscellaneous Pins ..... 14
5.7 Power Pins ..... 14
5.8 Strap pins table. ..... 14
6. CONTROL AND STATUS REGISTER SET. ..... 15
6.1 Network Control Register (00H) ..... 17
6.2 Network Status Register (01H) ..... 17
6.3 TX Control Register (02H) ..... 18
6.4 RX Control Register (05H) ..... 18
2
6.5 RX Status Register (06H) ..... 18
6.6 Receive Overflow Counter Register (07H) ..... 18
6.7 Flow Control Register (0AH). ..... 18
6.8 EEPROM \& PHY Control Register (OBH) ..... 18
6.9 EEPROM \& PHY Address Register (OCH) ..... 19
6.10 EEPROM \& PHY Data Registers (ODH~0EH) ..... 19
6.11 Link Change Control Register (0FH) ..... 19
6.12 Processor Port Physical Address Registers (10H~15H) ..... 19
6.13 Processor Port Multicast Address Registers (16H~1DH). ..... 19
6.14 RX Packet Length Low Register (20H) ..... 20
6.15 RX Packet Length High Register ( 21 H ) ..... 20
6.16 RX Additional Status Register (26H ) ..... 20
6.17 RX Additional Control Register ( 27H ) ..... 20
6.18 Vendor ID Registers (28H~29H) ..... 20
6.19 Product ID Registers (2AH~2BH) ..... 20
6.20 Chip Revision Register (2CH) ..... 20
6.21 Transmit Check Sum Control Register (31H) ..... 20
6.22 Receive Check Sum Control Status Register (32H) ..... 21
6.23 uP Data Bus driving capability Register (38H) ..... 21
6.24 IRQ Pin Control Register (39H) ..... 21

6.46 VLAN Priority Map Registers (D0H~D1H) ..... 32
6.47 Memory Data Pre-Fetch Read Command without Address Increment Register (FOH) ..... 32
6.48 Memory Data Read Command with Address Increment Register (F2H). ..... 32
6.49 Memory Data Read Address Register (F4H) ..... 32
6.50 Memory Data Read Address Register (F5H) ..... 32
6.51 Memory Data Write Command without Address Increment Register (F6H) ..... 32
6.52 Memory Data Write Command with Address Increment Register (F8H) ..... 33
6.53 Memory Data Write Address Register (FAH) ..... 33
6.54 Memory Data Write Address Register (FBH) ..... 33
6.55 TX Packet Length Registers (FCH~FDH) ..... 33
6.56 Interrupt Status Register (FEH) ..... 33
6.57 Interrupt Mask Register (FFH) ..... 33
7. EEPROM FORMAT ..... 34
8. PHY REGISTERS ..... 37
8.1 Basic Mode Control Register (BMCR) - 00H ..... 38
8.2 Basic Mode Status Register (BMSR) - 01H ..... 39
8.3 PHY ID Identifier Register \#1 (PHYID1) - 02H ..... 40
8.4 PHY ID Identifier Register \#2 (PHYID2) - 03H ..... 40
8.5 Auto-negotiation Advertisement Register (ANAR) - 04H. ..... 40
8.6 Auto-negotiation Link Partner Ability Register (ANLPAR) - 05H ..... 41
8.7 Auto-negotiation Expansion Register (ANER) - 06H ..... 42
8.8 DAVICOM Specified Configuration Register (DSCR) - 10H ..... 43
8.9 DAVICOM Specified Configuration and Status Register (DSCSR) - 11H ..... 44
8.10 10BASE-T Configuration/Status (10BTCSR) - 12H. ..... 45
8.11 Power Down Control Register (PWDOR) - 13H. ..... 45
8.12 (Specified config) Register - 14H ..... 46
8.13 DAVICOM Specified Receive Error Counter Register (RECR) - 16H ..... 47
8.14 DAVICOM Specified Disconnect Counter Register (DISCR) - 17H ..... 47
8.15 Power Saving Control Register (PSCR) - 1DH. ..... 47
9. FUNCTIONAL DESCRIPTION ..... 48
9.1 Processor bus and memory management function: ..... 48
9.1.1 Processor Interface ..... 48
9.1.2 Direct Memory Access Control. ..... 48
9.1.3 Packet Transmission ..... 48
9.1.4 Packet Reception ..... 48
9.2 Switch function: ..... 49
9.2.1 Address Learning ..... 49
9.2.2 Address Aging ..... 49
9.2.3 Packet Forwarding ..... 49
9.2.4 Inter-Packet Gap (IPG) ..... 49
9.2.5 Back-off Algorithm ..... 49
9.2.6 Late Collision ..... 49
9.2.7 Half Duplex Flow Control ..... 49
9.2.8 Full Duplex Flow Control ..... 49
9.2.9 Partition Mode ..... 49
9.2.10 Broadcast Storm Filtering ..... 50

## DM9003

2-port Switch with Processor Interface
9.2.11 Bandwidth Control ..... 50
9.2.12 Port Monitoring Support ..... 50
9.2.13 VLAN Support ..... 51
9.2.13.1 Port-Based VLAN ..... 51
9.2.13.2 802.1Q-Based VLAN. ..... 51
9.2.13.3 Tag/Untag ..... 51
9.2.14 Priority Support ..... 51
9.2.14.1 Port-Based Priority ..... 52
9.2.14.2 802.1p-Based Priority. ..... 52
9.2.14.3 DiffServ-Based Priority ..... 52
9.3 Internal PHY functions ..... 53
9.3.1 100Base-TX Operation ..... 53
9.3.1.1 4B5B Encoder ..... 53
9.3.1.2 Scrambler ..... 53
9.3.1.3 Parallel to Serial Converter ..... 53
9.3.1.4 NRZ to NRZI Encoder ..... 53
9.3.1.5 MLT-3 Converter ..... 53
9.3.1.6 MLT-3 Driver ..... 53
9.3.1.7 4B5B Code Group ..... 54
9.3.2 100Base-TX Receiver ..... 55
9.3.2.1 Signal Detect ..... 55
9.3.2.2 Adaptive Equalization. ..... 55
9.3.2.3 MLT-3 to NRZI Decoder ..... 55
9.3.2.4 Clock Recovery Module ..... 55
9.3.2.5 NRZI to NRZ ..... 55
9.3.2.6 Serial to Parallel ..... 55
9.3.2.7 Descrambler. ..... 55
9.3.2.8 Code Group Alignment. ..... 56
9.3.2.9 4B5B Decoder ..... 56
9.3.3 10Base-T Operation ..... 56
9.3.4 Collision Detection ..... 56
9.3.5 Carrier Sense ..... 56
9.3.6 Auto-Negotiation ..... 56
10. DC AND AC ELECTRICAL CHARACTERISTICS ..... 57
10.1 Absolute Maximum Ratings ..... 57
10.2 Operating Conditions ..... 57
10.3 DC Electrical Characteristics ..... 58
10.4 AC characteristics ..... 59
10.4.1 Power On Reset Timing ..... 59
10.4.2 Processor I/O Read Timing ..... 60
10.4.3 Processor I/O Write Timing ..... 61
10.4.4 EEPROM timing ..... 62
11. APPLICATION CIRCUIT ..... 63
12. PACKAGE INFORMATION ..... 64
13. ORDERING INFORMATION ..... 65

## 1. GENERAL DESCRIPTION

The DM9003 is a fully integrated, highperformance, and cost-effective Fast Ethernet switch controller with one general processor bus interface, two port 10M/100Mbps PHYs.

The general processor bus connects directly to internal host MAC with 8-bit or 16-bit data to access internal memory. The host MAC has the similar functions as other 10M/100Mbps MAC do. This makes the DM9003 to act as an extended three port switch and to shorten the latency from processor port to destination port.

The internal memory of the DM9003 supports up to 1 K uni-cast MAC address table, and serves two ports' and processor port's transmit and receive buffers. For efficient memory usage algorithm, total 48 KB memory is shared with two ports and processor port by link list data structure.

Each port of the DM9003 provides four priorities transmit queues, which can be defined as port-based, 802.1 p VLAN, or IP packet ToS field, to fit the various bandwidth and latency requirement of data, voice,
and video applications. Each port also supports ingress and/or egress rate control to provide proper bandwidth. And up to 16 groups of 802.1Q VLAN with Tag/Un-tag functions are supported to provide efficient packet forwarding.

The TCP/UDP/IPv4 checksum generation and checking functions are also provided by processor port to offload the processor's computing load. In addition to the packet transmit and receive functions, the processor port also provides various registers to control and get status of the DM9003's operation. Each port, including the processor port, provides the MIB counters, loop-back capability and the memory Build-in Self Test (BIST) for system and board level diagnostic.

The integrated two ports PHY are compliant with IEEE 802.3u standards and supports HP Auto-MDIX capabilities for twisted-pair cable transmit/receive direction automatic switching.

## 2. BLOCK DIAGRAM



## 3. FEATURES

- Ethernet Switch with two 10/100Mbps PHYs and general processor bus interface
- Processor bus slave architecture
- EEPROM interface for power-up configuration
- TCP/UDP/IPv4 checksum offload
- Support HP Auto-MDIX
- IEEE 802.3x Flow Control in Full-duplex mode
- Back Pressure Flow Control in Half-duplex mode
- Each port supports 4 priority queues by Port-based, 802.1P QoS, and IP TOS priority
- Support 802.1Q VLAN up to 16 VLAN groups
- Support VLAN ID tag/untag option
- Each port supports bandwidth, ingress and egress rate control
- Support Broadcast Storming filter function
- Support Store and Forward switching approach
- Support up to 1 K uni-cast MAC addresses
- Automatic aging scheme
- Support MIB counters for diagnostic
- uP data driving capability adjustable
- 64-pin LQFP 1.8 V internal core, 3.3 V I/O with 5 V tolerant

DM9003

## 4. Pin Configuration : 64 pin LQFP



## 5. PIN DESCRIPTION

$\mathrm{I}=$ Input, $\mathrm{O}=$ Output, $\mathrm{I} / \mathrm{O}=$ Input / Output, $\mathrm{O} / \mathrm{D}=$ Open Drain, $\mathrm{P}=$ Power, $\mathrm{PD}=$ internal pull-low (approx. 50 K ohm)
\# = asserted Low
5.1 Processor Bus interface

| Pin No. | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| 2 | IOR\# | I | Processor Read Command Default is low active. The polarity can be changed by setting EEPROM. |
| 3 | IRQ | O | Interrupt Request <br> Default is high active and non-open collector type. Its polarity and output type can be changed by strap pins or EEPROM setting. |
| $\begin{gathered} 5,6,7,9,10,12,14,15 \\ 17,18,19,20,21,22,24,25 \\ \hline \end{gathered}$ | SD0~15 | I/O | Processor Data Bus bit 0~15 |
| 60 | CMD | I | Command Type <br> Upon the IO transaction, <br> when CMD is high, SD0~15 reflect the value of DATA port when CMD is low, SD0~15 reflect the value of INDEX port |
| 62 | CS\# | I | Processor Chip Select Command Default is low active. Its polarity can be changed by EEPROM setting. |
| 63 | IOW\# | 1 | Processor Write Command <br> Default is low active. Its polarity can be changed by EEPROM setting. |

### 5.2 EEPROM Interfaces

| Pin No. | Pin Name | I/O | Description |
| :---: | :---: | :---: | :--- |
| 27 | EEDIO | I,/O | EEPROM Data In/Out |
| 28 | EECK | O,PD | EEPROM Serial Clock <br> This pin is used as the clock for the EEPROM data transfer. |
| 29 | EECS | O,PD | EEPROM Chip Selection. |

5.3 LED Pins

| Pin No. | Pin Name | I/O | Description |
| :---: | :---: | :---: | :--- |
| 55 | LNK1_LED | O/D | Port 1 Link / Active LED <br> It is the combined LED of link and carrier sense signal <br> of the port 1. |
| 56 | SPD1_LED | O/D | Port 1 Speed LED <br> lt's low to indicate that the port 1 operates in 100M <br> mode. It's floating to indicate that the port 1 operates in <br> 10M mode. |
| 57 | SNK0_LED | O/D | Port 0 Link / Active LED <br> It is the combined LED of link and carrier sense signal <br> of the port 0. |
| 58 | O/D | Port 0 Speed LED <br> lt's low to indicate that the port 0 operates in 100M <br> mode. It's floating to indicate that the port 0 operates in <br> 10 M mode. |  |

### 5.4 Clock Interface

| Pin No. | Pin Name | I/O | Description |
| :---: | :---: | :---: | :--- |
| 52 | X1 | I | Crystal 25MHz In |
| 53 | X 2 | O | Crystal 25MHz Out |

5.5 Network Interface

| Pin No. | Pin Name | I/O | Description |
| :---: | :---: | :---: | :--- |
| 34,35 | TX1+/- | I/O | Port 1 TP TX <br> These two pins are the transmit output in MDI mode or <br> the receive input in MDIX mode. |
| 37,38 | RX1+/- | I/O | Port 1 TP RX <br> These two pins are the receive input in MDI mode or <br> the transmit output in MDIX mode. |
| 41,42 | RX0+/- | I/O | TX0+/- <br> Port 0 TP RX <br> These two pins are the receive input in MDI mode or <br> the transmit output in MDIX mode. |
| 44,45 | BGRES | I/O | Band gap Pin <br> The Te two pins are the transmit output in MDI mode or <br> Connect a 1.4Kohm $\pm 1 \%$ resistor to BGRESG in <br> application. |
| 47 | BGRESG | P | Band gap Ground <br> 48 |
| 49 | VCNTL | I/O | 1.8V Voltage control <br> 50 |
| VREF | O | Voltage Reference <br> Connect a 0.1uF capacitor to ground in application. |  |

5.6 Miscellaneous Pins

| Pin No. | Pin Name | I/O | Description |
| :---: | :---: | :---: | :--- |
| 30 | PWRST\# | I | Power-on Reset <br> Low active with minimum 1ms |
| 32 | TEST1 | I,PD | Tie to ground in application |
| 59 | TEST2 | I,PD | Tie to ground in application |

5.7 Power Pins

| Pin No. | Pin Name | I/O | Description |
| :---: | :---: | :---: | :--- |
| $1,13,26,51$ | VCC3 | P | Digital 3.3V |
| 11,61 | VCCI | P | Internal 1.8V core power |
| $4,8,16,23,31,54,64$ | GND | P | Digital GND |
| 39,46 | AVDD3 | P | Analog 3.3V power |
| 33,40 | AVDDI | P | Analog 1.8V power |
| 36,43 | AGND | P | Analog GND |

### 5.8 Strap pins table

1: pull-high $1 \mathrm{~K} \sim 10 \mathrm{~K}, 0$ : floating (default).

| Pin No. | Pin Name | Description |
| :---: | :---: | :--- |
| 28 | EECK | Processor Data Bus Width <br> $0: 16-$ bit, SD 0-15 is used as processor data bus (default) <br> 1: 8-bit, SD 0-7 is used as processor data bus; SD 8-15 is left floating. |
| 29 | EECS | Polarity of IRQ <br> 0: IRQ pin high active (default) <br> $1: I R Q ~ p i n ~ l o w ~ a c t i v e ~$ |

## 6. CONTROL AND STATUS REGISTER SET

The DM9003 implements several control and status registers (CSR), which can be accessed by the host.

All CSR are set to their default values by power on or software reset unless specified.

| Register | Description | Offset | Default value after reset |
| :---: | :---: | :---: | :---: |
| NCR | Network Control Register | OOH | OOH |
| NSR | Network Status Register | 01H | OOH |
| TCR | TX Control Register | 02H | 00H |
| RCR | RX Control Register | 05H | 00H |
| RSR | RX Status Register | 06H | OOH |
| ROCR | Receive Overflow Counter Register | 07H | OOH |
| FCR | Flow Control Register | OAH | 00H |
| EPCR | EEPROM \& PHY Control Register | OBH | OOH |
| EPAR | EEPROM \& PHY Address Register | OCH | 40H |
| EPDRL | EEPROM \& PHY Low Byte Data Register | ODH | 00H |
| EPDRH | EEPROM \& PHY High Byte Data Register | OEH | 00H |
| LCCR | Link Change Control Register (0FH) | OFH | OOH |
| PAR | Processor Port Physical Address Registers | 10H-15H | by EEPROM |
| MAR | Processor Port Multicast Address Registers | 16H-1DH | XXH |
| RXPLLR | RX Packet Length Low Register | 20H | OOH |
| RXPLHR | RX Packet Length High Register | 21H | 00H |
| RASR | RX Additional Status Register | 26H | OOH |
| RACR | RX Additional Control Register | 27H | OOH |
| VID | Vendor ID Registers | $28 \mathrm{H}-29 \mathrm{H}$ | 0A46H |
| PID | Product ID Registers | 2AH-2BH | 9003H |
| CHIPR | CHIP Revision Registers | 2CH | 01H |
| TCSCR | Transmit Check Sum Control Register | 31H | 00H |
| RCSCSR | Receive Check Sum Control Status Register | 32H | 00H |
| DRIVER | uP Data Bus driving capability Register | 38 H | OOH |
| IRQCR | IRQ Pin Control Register | 39H | OOH |
| SWITCHCR | Switch Control Register | 52H | 00H |
| VLANCR | VLAN Control Register | 53H | 00H |
| DSP1,2 | DSP Control Register I,II | $58 \mathrm{H} \sim 59 \mathrm{H}$ | 0000H |
| P_INDEX | Per Port Control/Status Index Register | 60H | 00H |
| P_CTRL | Per Port Control Data Register | 61H | OOH |
| P_STUS | Per Port Status Data Register | 62H | OOH |
| P_RATE | Per Port Ingress and Egress Rate Control Register | 66H | OOH |
| P_BW | Per Port Bandwidth Control Setting Register | 67H | OOH |
| P_UNICAST | Per Port Block Unicast Ports Control Register | 68H | OOH |
| P_MULTI | Per Port Block Multicast Ports Control Register | 69 H | OOH |
| P BCAST | Per Port Block Broadcast Ports Control Register | 6AH | OOH |
| P_UNKNWN | Per Port Block Unknown Ports Control Register | 6BH | OOH |
| P_PRI | Per Port Priority Queue Control Register | 6DH | 00H |
| VLAN_TAGL | Per Port VLAN Tag Low Byte Register | 6EH | 01H |

2-port Switch with Processor Interface

| VLAN_TAGH | Per Port VLAN Tag High Byte Register | 6FH | 00H |
| :---: | :---: | :---: | :---: |
| P_MIB_IDX | Per Port MIB counter Index Register | 80H | 00H |
| MIB_DAT | MIB counter Data Register bit 0~7 | 81H | OOH |
|  | MIB counter Data Register bit 8~15 | 82H | 00H |
|  | MIB counter Data Register bit 16~23 | 83H | 00H |
|  | MIB counter Data Register bit 24~31 | 84H | OOH |
| PVLAN | Port-based VLAN mapping table registers | B0-BFH | OFH |
| TOS_MAP | TOS Priority Map Registers | C0-CFH | OOH~FFH |
| VLAN MAP | VLAN Priority Map Registers | D0-D1H | 50H,FAH |
| MRCMDX | Memory Data Pre-Fetch Read Command Without Address Increment Register | FOH | XXH |
| MRCMD | Memory Data Read Command With Address Increment Register | F2H | XXH |
| MRRL | Memory Data Read_address Register Low Byte | F4H | 00H |
| MRRH | Memory Data Read_address Register High Byte | F5H | OOH |
| MWCMDX | Memory Data Write Command Without Address Increment Register | F6H | XXH |
| MWCMD | Memory Data Write Command With Address Increment Register | F8H | XXH |
| MWRL | Memory Data Write_address Register Low Byte | FAH | OOH |
| MWRH | Memory Data Write _ address Register High Byte | FBH | OOH |
| TXPLL | TX Packet Length Low Byte Register | FCH | XXH |
| TXPLH | TX Packet Length High Byte Register | FDH | XXH |
| ISR | Interrupt Status Register | FEH | OOH |
| IMR | Interrupt Mask Register | FFH | OOH |

Key to Default
In the register description that follows, the default column takes the form:
<Reset Value>, <Access Type>
Where:
<Reset Value>:

| 1 | Bit set to logic one |
| :--- | :--- |
| 0 | Bit set to logic zero |
| X | No default value |

$P$ = power on reset, by PWRST\# pin, default value
H = hardware reset, by Reg. 52H bit 6, default value
$\mathrm{S}=$ software reset, by Reg. 00 H bit 0 , default value
$\mathrm{E}=$ default value from EEPROM setting
$\mathrm{T}=$ default value from strap pin
<Access Type>:
RO = Read only
RW = Read/Write
R/C = Read and Clear
RW/C1=Read/Write and Cleared by write 1
WO = Write only
Reserved bits should be written with 0 .
Reserved bits are undefined on read access.

### 6.1 Network Control Register (00H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 7 | RESERVED | 0, RO | Reserved |
| 6 | LNK_X_EN | PO,WO | Link Change Status Enable <br> When set, it enables to report port 0 or 1 link change status function. Clearing this <br> bit will also clear link change status <br> This bit will not be affected after a software reset |
| 5 | CLR1 | PH0,RW | 0: REG. 01H auto-cleared after read <br> 1: REG. 01H cleared by writing 1 to respected bit. |
| $4: 2$ | RESERVED | 0, RO | Reserved |
| 1 | LBK | PHO, <br> RW | Loopback test Mode <br> All transmit packets from processor port are forward to processor port itself. |
| 0 | RST | PHO,RW | Software reset and auto clear after 10us |

6.2 Network Status Register (01H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | RESERVED | 0, RO | Reserved |
| 5 | LINK_X_ST | PH0, <br> W/C1 | Link Change Status. <br> This bit is set after port 0 or 1 link changed. <br> If bit 5 of NCR is set, this bit is cleared by write 1; Otherwise it can be cleared by <br> read or write 1. |
| 4 | RESERVED | 0, RO | Reserved |

DM9003
2-port Switch with Processor Interface
6.3 TX Control Register (02H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 4$ | RESERVED | 0, RO | Reserved |
| 3 | CRC_DIS2 | PHS0,RW | CRC Appends Disable for Packet Index 2 |
| 2 | RESERVED | 0, RO | Reserved |
| 1 | CRC_DIS1 | PHSO,RW | CRC Appends Disable for Packet Index 1 |
| 0 | TXREQ | PHSO,RW | TX Request. Auto clears after transmit completely |

6.4 RX Control Register (05H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 7 | HASHALL | PHS0,RW | Filter All address in Hash Table |
| 6 | RESERVED | PHS0,RW | Reserved |
| $5: 4$ | RESERVED | PHSO,RW | Reserved |
| 3 | ALL | PHSO,RW | Pass All Multicast Packets <br> All received packets with bit 0 is "1" of Destination Address (DA) field are accepted <br> and save to receive memory. |
| 2 | RESERVED | PHS0,RW | Reserved |
| 1 | PRMSC | PHSO,RW | Promiscuous Mode <br> All received packets are accepted and save to receive memory without DA field filter. |
| 0 | RXEN | PHS0,RW | RX Enable |

6.5 RX Status Register (06H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 4$ | RESERVED | 0, RO | Reserved |
| $3: 2$ | SRCP | $0, R O$ | Source Port Number |
| 1 | CE | PH0,RO | CRC Error <br> It is set to indicate that the received frame ends with a CRC error |
| 0 | RESERVED | $0, R O$ | Reserved |

6.6 Receive Overflow Counter Register (07H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 7 | RXFU | PHSO,R/C | Receive Overflow Counter Overflow <br> This bit is set when the ROC has an overflow condition |
| $6: 0$ | ROC | PHSO,R/C | Receive Overflow Counter <br> This is a statistic counter to indicate the received packet count upon FIFO overflow |

6.7 Flow Control Register (0AH)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | RESERVED | 0, RO | Reserved |
| 5 | FLOW_EN | PHS0,RW | RX Flow Control Enable <br> Enables the pause packet for high/low water threshold control |
| $4: 0$ | RESERVED | 0, RO | Reserved |

### 6.8 EEPROM \& PHY Control Register (0BH)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | RESERVED | 0, RO | Reserved |
| 5 | REEP | PH0,RW | Reload EEPROM. Driver needs to clear it up after the operation completes |
| 4 | WEP | PH0,RW | Write EEPROM Enable |

2-port Switch with Processor Interface

| 3 | EPOS | PH0,RW | EEPROM or PHY Operation Select <br> When reset, select EEPROM; when set, select PHY |
| :---: | :---: | :---: | :--- |
| 2 | ERPRR | PH0,RW | EEPROM Read or PHY Register Read Command. Driver needs to clear it up after <br> the operation completes. |
| 1 | ERPRW | PH0,RW | EEPROM Write or PHY Register Write Command. Driver needs to clear it up after <br> the operation completes. |
| 0 | ERRE | PH0,RO | EEPROM Access Status or PHY Access Status <br> When set, it indicates that the EEPROM or PHY access is in progress |

6.9 EEPROM \& PHY Address Register ( 0 CH )

| Bit | Name | Default |  |
| :---: | :---: | :---: | :--- |
| $7: 6$ | PHY_ADR | PH01,RW | PHY Address bit 1 and 0; the PHY address bit [4:2] is force to 0. |
| $5: 0$ | EROA | PH0,RW | EEPROM Word Address or PHY Register Address |

### 6.10 EEPROM \& PHY Data Registers (ODH~0EH)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 0$ | EPDRL | PH0,RW | EEPROM or PHY Low Byte Data (ODH) <br> This data is made to write/read low byte of word address defined in Reg. OCH to <br> EEPROM or PHY |
| $7: 0$ | EPDRH | PH0,RW | EEPROM or PHY High Byte Data (0EH) <br> This data is made to write/read high byte of word address defined in Reg. OCH to <br> EEPROM or PHY |

6.11 Link Change Control Register (0FH)

| Bit | Name | Type | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | RESERVED | $0, R O$ | Reserved |
| 5 | LINKEN | PEO,RW | Link Change Event Enable <br> When both set of this bit and bit 6 of NCR, it enables link change status Event |
| $4: 3$ | RESERVED | $0, R \mathrm{RO}$ | Reserved |
| 2 | LINKST | PH0,RO | Link Change Event Status <br> When set, it indicates that Link Status Change Event (link of port 0 or 1 ) occurred <br> This bit can be cleared by write 1 to bit 5 of NSR or write 0 to bit 6 of NCR. |
| $1: 0$ | RESERVED | $0, R O$ | Reserved |

6.12 Processor Port Physical Address Registers (10H~15H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 0$ | PAB5 | E,RW | Physical Address Byte 5 (15H) |
| $7: 0$ | PAB4 | E,RW | Physical Address Byte 4 (14H) |
| $7: 0$ | PAB3 | E,RW | Physical Address Byte 3 (13H) |
| $7: 0$ | PAB2 | E,RW | Physical Address Byte 2 (12H) |
| $7: 0$ | PAB1 | E,RW | Physical Address Byte 1 (11H) |
| $7: 0$ | PAB0 | E,RW | Physical Address Byte 0 (10H) |

6.13 Processor Port Multicast Address Registers (16H~1DH)

| Bit | Name | Default | Description |
| :--- | :---: | :---: | :--- |
| $7: 0$ | MAB7 | X,RW | Multicast Address Byte 7 (1DH) |
| $7: 0$ | MAB6 | X,RW | Multicast Address Byte 6 (1CH) |
| $7: 0$ | MAB5 | X,RW | Multicast Address Byte 5 (1BH) |

DM9003
2-port Switch with Processor Interface

| $7: 0$ | MAB4 | X,RW | Multicast Address Byte 4 (1AH) |
| :--- | :--- | :--- | :--- |
| $7: 0$ | MAB3 | X,RW | Multicast Address Byte 3 (19H) |
| $7: 0$ | MAB2 | X,RW | Multicast Address Byte 2 (18H) |
| $7: 0$ | MAB1 | X,RW | Multicast Address Byte 1 (17H) |
| $7: 0$ | MAB0 | X,RW | Multicast Address Byte $0(16 \mathrm{H})$ |

6.14 RX Packet Length Low Register (20H)

| Bit | Name | Default |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| $7: 0$ | RXPLL | PH,RO | RX Packet Length Low byte |  |

6.15 RX Packet Length High Register (21H)

| Bit | Name | Default |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| $7: 0$ | RXPLH | PH,RO | RX Packet Length High byte |  |

6.16 RX Additional Status Register (26H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 4$ | RESERVED | $0, R \mathrm{RO}$ | Reserved |
| $1: 0$ |  |  | uP received pointer status, only available when RX pointer restriction is enabled <br> (Reg27h.7=0). <br> 00: Within buffer <br> 01: End of buffer <br> 1x: Exceed buffer |

6.17 RX Additional Control Register (27H)

| Bit | Name | Default |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| 7 | RPRD | PHSO,RW | RX pointer restriction disable |  |
| $6: 0$ | RESERVED | 0, RO | Reserved |  |

6.18 Vendor ID Registers (28H~29H)

| Bit | Name | Default |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| $7: 0$ | VIDH | PE,0AH,RO | Vendor ID High Byte $(29 \mathrm{H})$ |  |
| $7: 0$ | VIDL | PE,46H.RO | Vendor ID Low Byte $(28 \mathrm{H})$ |  |

6.19 Product ID Registers (2AH~2BH)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 0$ | PIDH | PE,90H,RO | Product ID High Byte $(2 \mathrm{BH})$ |
| $7: 0$ | PIDL | PE,03H.RO | Product ID Low Byte $(2 \mathrm{AH})$ |

6.20 Chip Revision Register (2CH)

| Bit | Name | Default | Description |  |
| :---: | :---: | :---: | :--- | :---: |
| $7: 0$ | CHIPR | $01 \mathrm{H}, \mathrm{RO}$ | CHIP Revision |  |

6.21 Transmit Check Sum Control Register (31H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7 \sim 3$ | RESERVED | $0, R O$ | Reserved |
| 2 | UDPCSE | HP0,RW | UDP Checksum Generation Enable |
| 1 | TCPCSE | HP0,RW | TCP Checksum Generation Enable |
| 0 | IPCSE | HP0,RW | IP Checksum Generation Enable |

6.22 Receive Check Sum Control Status Register (32H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 7 | UDPS | HP0,RO | UDP Checksum Status <br> 1: UDP packet checksum is fail. <br> 0: UDP packet checksum is OK or it is not a UDP packet. |
| 6 | TCPS | HP0,RO | TCP Checksum Status <br> 1: TCP packet checksum is fail. <br> 0: TCP packet checksum is OK or it is not a TCP packet. |
| 5 | IPS | HP0,RO | IP Checksum Status <br> 1: IP packet checksum is ail <br> 0: IP packet checksum is OK or it is not an IP packet. |
| 4 | UDPP | HP0,RO | This is an UDP Packet |
| 3 | TCPP | HP0,RO | This is a TCP Packet |
| 2 | IPP | HP0,RO | This is an IP Packet |
| 1 | RCSEN | HPSO,RW | Receive Checksum Checking Enable <br> When set, the checksum status will store in packet first byte of status header. |
| 0 | DCSE | HPSO,RW | Discard Checksum Error Packet <br> When set, IP/TCP/UDP checksum field is error, this packet will be discarded. |

6.23 uP Data Bus driving capability Register (38H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 7 | RESERVED | $0, R W$ | reserved |
| $6: 5$ | ISA_CURR | P01,RW | SD Bus Current Driving/Sinking Capability <br> $00: 2 \mathrm{~mA}$ <br> $01: 4 \mathrm{~mA}$ (default) <br> $10: 6 \mathrm{~mA}$ <br> $11: 8 \mathrm{~mA}$ |
| $4: 3$ | Reserved | P0,RW | Reserved |
| 2 | STEP | P0,RW | Data Bus Output stepping <br> $1:$ disabled <br> $0:$ enabled |
| 1 | IOW_SPIKE | P0,RW | Eliminate IOW spike <br> 1: eliminate about 2ns IOW spike |
| 0 | IOR_SPIKE | P1,RW | Eliminate IOR spike <br> 1: eliminate about 2ns IOR spike |

### 6.24 IRQ Pin Control Register (39H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 2$ | Reserved | PS0,RO | Reserved |
| 1 | IRQ_TYPE | PET0,RW | IRQ Pin Output Type Control <br> 1: IRQ Open-Collector output <br> 0: IRQ direct output |
| 0 | IRQ_POL | PET0,RW | IRQ Pin Polarity Control <br> 1: IRQ active low <br> 0: IRQ active high |

6.25 TXIRX Memory Size Control Register (3FH)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | Reserved | PS0,RO | Reserved |
| $5: 0$ | TX_SIZE | P20h,RW | TX Block Size in 2-Port Mode <br> This value defines the transmit block size in 256-byte unit. <br> TX memory size $=$ TX_SIZE * 256 bytes <br> And then <br> RX memory size $=16 \mathrm{~KB}-($ TX_SIZE + 1)*256-Byte <br> Note: The value of TX SIZE should be between 14H and 30H |

### 6.26 Switch Control Register (52H)

| Bit | Name | Default | Description |
| :--- | :--- | :--- | :--- |
| 7 | MEM_BIST | PH0,RO | Address Memory Test BIST Status <br> 0: OK <br> 1: Fail |
| 6 | RST_SW | P0,RW | Reset Switch Core and auto clear after 10us |
| 5 | RST_ANLG | P0,RW | Reset Analog PHY Core and auto clear after 10us |
| $4: 3$ | SNF_PORT | PE00,RW | Sniffer Port Number <br> Define the port number to act as the sniffer port |
| 2 | CRC_DIS | PE0,RW | CRC Checking Disable <br> When set, the received CRC error packet also accepts to receive memory. |
| $1: 0$ | AGE | PE0,RW | Aging <br> $00:$ no aging <br> $01: 64 \pm 32 ~ s e c ~$ <br> $10: 128 \pm 64 ~ s e c ~$ <br> $11: 256 \pm 128 ~ s e c ~$ |

### 6.27 VLAN Control Register (53H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: |
| 7 | TOS6 | PE0,RW | Full ToS Using Enable <br> 1: check most significant 6-bit of TOS <br> 0 : check most significant 3-bit only of TOS |
| 6 | RESERVED | 0,RO | Reserved |
| 5 | UNICAST | PE0,RW | Unicast packet can across VLAN boundary |
| 4 | VIDFF | PE0,RW | Replace VIDFF <br> If the received packet is a tagged VLAN with VID equal to "FFF", its VLAN field is replaced with VLAN tag defined in Reg. 6EH and 6FH. |
| 3 | VID1 | PE0,RW | Replace VID01 <br> If the received packet is a tagged VLAN with VID equal to "001", its VLAN field is replaced with VLAN tag defined in Reg. 6EH and 6FH. |
| 2 | VID0 | PE0,RW | Replace VIDO <br> If the received packet is a tagged VLAN with VID equal to " 000 ", its VLAN field is replaced with VLAN tag defined in Reg. 6EH and 6FH. |
| 1 | PRI | PE0,RW | Replace priority field in the tag with value define in Reg 6FH bit 7~5. |
| 0 | VLAN | PE0,RW | VLAN mode enable <br> 1: 802.1Q base VLAN mode enable <br> 0: port-base VLAN only |

### 6.28 DSP PHY Control Register (58H~59H)

58H:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: |
| $7: 0$ | DSP CTL1 | 0, RW | DSP Control Register 1 for testing only (register 58H) |

59H:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: |
| $7: 0$ | DSP_CTL2 | 0, RW | DSP Control Register 2 for testing only (register 59H) |

6.29 Per Port Control/Status Index Register (60H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 5$ | reserved | PHSO,RW | reserved |
| $4: 2$ | reserved | $0, R O$ | reserved |
| $1: 0$ | INDEX | PHS0,RW | Port index for register 61H $\sim 84 \mathrm{H}$ <br> Write the port number to this register before write/read register 61H $\sim 84 \mathrm{H}$. <br> Note: The processor port INDEX number is 3 |

6.30 Per Port Control Data Register (61H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 7 | RESERVED | PE0,RW | Reserved |
| 6 | PARTI_EN | PE0,RW | Enable Partition Detection |
| 5 | NO_DIS_RX | PE0,RW | Not Discard RX Packets when Ingress Bandwidth Control <br> When received packets bandwidth reach Ingress bandwidth threshold, <br> the packets over the threshold are not discarded but with flow control. |
| 4 | FLOW_DIS | PE0,RW | Flow control in full duplex mode, or back pressure in half duplex mode <br> enable <br> 0: enable <br> $1:$ disable |
| 3 | BANDWIDTH | PE0,RW | Bandwidth Control <br> 0: Control with Ingress and Egress separately, ref to Register 66H. <br> 1: Control with Ingress or Egress, ref to Register 67H |
| 2 | BP_DIS | PE0,RW | Broadcast packet filter <br> $0:$ accept broadcast packets <br> 1: reject broadcast packets |
| 1 | MP_DIS | PE0,RW | Multicast packet filter <br> $0:$ accept multicast packets <br> $1: ~ r e j e c t ~ m u l t i c a s t ~ p a c k e t s ~$ |
| 0 | MP_STORM | PE0,RW | Broadcast Storm Control <br> 0: only broadcast packets storm are controlled <br> $1:$ multicast packets also same as broadcast storm control. |

6.31 Per Port Status Data Register (62H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: |
| 7:6 | RESERVED | P0,RO | Reserved |
| 5 | LP_FCS | P0,RO | Link Partner Flow Control Enable Status |
| 4 | BIST | P0,RO | BIST status <br> 1: SRAM BIST fail <br> 0 : SRAM BIST pass |
| 3 | RESERVED | 0,RO | Reserved |
| 2 | SPEED2 | P0,RO | PHY Speed Status <br> $0: 10 \mathrm{Mbps}$, <br> 1: 100Mbps |
| 1 | FDX2 | P0,RO | PHY Duplex Status 0 : half-duplex, 1: full-duplex |
| 0 | LINK2 | P0,RO | PHY Link Status 0 : link fail, <br> 1: link OK |

### 6.32 Per Port Forward Control Register (65H)

| Bit | Name | Default | Description |
| :--- | :--- | :--- | :--- |
| 7 | LOOPBACK | PH0,RW | Loop-Back Mode <br> The received packet will be forward to this port itself. |
| 6 | MONI_TX | PH0,RW | TX Packet Monitored <br> The transmitted packets are also forward to sniffer port. |
| 5 | MONI_RX | PH0,RW | RX Packet Monitored <br> The received packets are also forward to sniffer port. |
| 4 | DIS_BMP | PH0,RW | Broad/Multicast Not Monitored <br> The received broadcast or multicast packets are not forward to sniffer <br> port. |
| 3 | Reserved | PH0,RW | Reserved <br> 2 |
| $1 X \_D I S$ | PH0,RW | Packet Transmit Disabled <br> All packets can not be forward to this port. |  |
| 0 | RX_DIS | PH0,RW | Packet receive Disabled <br> All received packets are discarded. |
| 0 | ADR_DIS | PH0,RW | Address Learning Disabled <br> The Source Address (SA) field of packet is not learned to address table. |

6.33 Per Port Ingress and Egress Control Register (66H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: |
| 7:4 | INGRESS | PEO,RW | Ingress Rate Control <br> These bits define the bandwidth threshold that received packets over the threshold are discarded. <br> Ingress Rate table below <br> 0000: none <br> 0001: 64Kbps <br> 0010: 128Kbps <br> 0011: 256Kbps <br> 0100: 512Kbps <br> 0101: 1Mbps <br> 0110: 2Mbps <br> 0111: 4Mbps <br> 1000: 8Mbps <br> 1001: 16Mbps <br> 1010: 32Mbps <br> 1011: 48Mbps <br> 1100: 64Mbps <br> 1101: 72Mbps <br> 1110: 80Mbps <br> 1111: 88Mbps |
| 3:0 | EGRESS | PEO,RW | Egress Rate Control <br> These bits define the bandwidth threshold that transmitted packets over the threshold are discarded. <br> Egress Rate table below <br> 0000: none <br> 0001: 64Kbps <br> 0010: 128Kbps <br> 0011: 256Kbps <br> 0100: 512Kbps <br> 0101: 1Mbps <br> 0110: 2Mbps <br> 0111: 4Mbps <br> 1000: 8Mbps <br> 1001: 16Mbps <br> 1010: 32Mbps <br> 1011: 48Mbps <br> 1100: 64Mbps <br> 1101: 72Mbps <br> 1110: 80Mbps <br> 1111: 88Mbps |

DM9003
6.34 Per Port Bandwidth Control Setting Register (67H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: |
| 7:4 | BSTH | PE0,RW | Broadcast Storm Threshold <br> These bits define the bandwidth threshold that received broadcast packets over the threshold are discarded. <br> Threshold table below 0000: no broadcast storm control <br> 0001: 8K packets/sec <br> 0010: 16K packets/sec <br> 0011: 64K packets/sec <br> 0100: 5\% <br> 0101: 10\% <br> 0110: 20\% <br> 0111: 30\% <br> 1000: 40\% <br> 1001: 50\% <br> 1010: 60\% <br> 1011: 70\% <br> 1100: 80\% <br> 1101: 90\% <br> 111X: no broadcast storm control |
| 3:0 | BW CTRL | PE0,RW | Received packet length counted. Bandwidth table below <br> These bits define the bandwidth threshold that transmitted or received packets over the threshold are discarded. <br> Bandwidth table below <br> 0000: none <br> 0001: 64Kbps <br> 0010: 128Kbps <br> 0011: 256Kbps <br> 0100: 512Kbps <br> 0101: 1Mbps <br> 0110: 2Mbps <br> 0111: 4Mbps <br> 1000: 8Mbps <br> 1001: 16Mbps <br> 1010: 32Mbps <br> 1011: 48Mbps <br> 1100: 64Mbps <br> 1101: 72Mbps <br> 1110: 80Mbps <br> 1111: 88Mbps |

6.35 Per Port Block Unicast Ports Control Register (68H)

| Bit | Name | Default | Description |
| :---: | :--- | :---: | :--- |
| $7: 4$ | RESERVED | PH0,RW | Reserved |
| $3: 0$ | BLK_UP | PH0,RW | Ports of Unicast Packet Be Blocked <br> The received unicast packets are not forward to the assigned ports. <br> Note: that the assigned port definition: bit 0 for port 0, bit 1 for port 1, bit 2 <br> reserved, and bit 3 for processor port. |

6.36 Per Port Block Multicast Ports Control Register (69H)

| Bit | Name | Default | Description |
| :---: | :--- | :---: | :--- |
| $7: 4$ | RESERVED | PH0,RW | Reserved |
| $3: 0$ | BLK_MP | PH0,RW | Ports of Multicast Packet Be Blocked <br> The received multicast packets are not forward to the assigned ports. |

### 6.37 Per Port Block Broadcast Ports Control Register (6AH)

| Bit | Name | Default |  |
| :---: | :--- | :---: | :--- |
| $7: 4$ | RESERVED | PH0,RW | Reserved |
| $3: 0$ | BLK_BP | PH0,RW | Ports of Broadcast Packet Be Blocked <br> The received broadcast packets are not forward to the assigned ports. |

6.38 Per Port Block Unknown Ports Control Register (6BH)

| Bit | Name | Default | Description |
| :---: | :--- | :---: | :--- |
| $7: 4$ | RESERVED | PH0,RW | Reserved |
| $3: 0$ | BLK_UKP | PH0,RW | Ports of Unknown Packet Be Blocked <br> The packets with DA field not found in address table are not forward to <br> the assigned ports. |

6.39 Per Port Priority Queue Control Register (6DH)

| Bit | Name | Default | Description |
| :---: | :--- | :---: | :--- |
| 7 | TAG_OUT | PE0,RW | Output Packet Tagging Enable <br> The transmitted packets are containing VLAN tagged field. |
| 6 | PRI_DIS | PE0,RW | Priority Queue Disable <br> Only one transmit queue is supported in this port. |
| 5 | WFQUE | PE0,RW | Weighted Round-Robin Queuing <br> 1: The priority weight for queue 3, 2, 1, and 0 is $8,4,2$, and 1 <br> respectively. <br> $0:$ The queue 3 has the highest priority, and the next priorities are queue <br> 2, 1, and 0 respectively. |
| 4 | TOS_PRI | PE0,RW | Priority ToS over VLAN <br> If an IP packet with VLAN tag, the priority of this packet is decode from <br> ToS field. |
| 3 | TOS_OFF | PE0,RW | ToS Priority Classification Disable <br> The priority information from ToS field of IP packet is ignored. |
| 2 | PRI_OFF | PE0,RW | 802.1 p Priority Classification Disable <br> The priority information from VLAN tag field is ignored. |


| $1: 0$ | P_PRI | PE0,RW | Port Base priority <br> The priority queue number in port base. <br>  <br> $00:$ queue 0, <br> $01:$ queue 1, <br>  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  | $10:$ queue 2, |  |  |
| $11:$ queue 3 |  |  |  |  |

6.40 Per Port VLAN Tag Low Byte Register (6EH)

| Bit | Name | Default |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| $7: 0$ | VID70 | PE01,RW | VID[7:0] |  |

6.41 Per Port VLAN Tag High Byte Register (6FH)

| Bit | Name | Default |  |
| :---: | :---: | :---: | :--- |
| $7: 5$ | PRI | PE0,RW | Tag [15:13] |
| 4 | CFI | PE0,RW | Tag[12] |
| $3: 0$ | VID118 | PE0,RW | VID[11:8] |

6.42 MIB Counter Port Index Register (80H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 7 | READY | P0,RO | MIB counter data is ready <br> When this register is written with INDEX data, this bit is cleared and the MIB <br> counter reading is in progress. After end of read MIB counter, the MIB data is <br> loaded into registers 81H~ 84H and this bit is set to indicate that the MIB data is <br> ready, and then the MIB data of this INDEX is cleared. |
| $6: 5$ | reserved | 0, RO | Reserved |
| $4: 0$ | INDEX | PHS0,RW | MIB counter index 0~9, each counter is 32-bit in Register 81H~84H. <br> Write the MIB counter index to this register before read them. |

6.43 MIB Counter Data Registers (81H~84H)

| Register | Name | Default |  |
| :---: | :---: | :---: | :--- |
| 81 H | MIB_DAT | X,RO | MIB counter Data Register bit 0~7 |
| 82 H | MIB_DAT | X,RO | MIB counter Data Register bit 8~15 |
| 83 H | MIB_DAT | X,RO | MIB counter Data Register bit 16~23 |
| 84 H | MIB_DAT | X,RO | MIB counter Data Register bit 24~31 |

MIB counter: RX Byte Counter Registers (INDEX 00H)
MIB counter: RX Uni-cast Packet Counter Registers (INDEX 01H)
MIB counter: RX Multi-cast Packet Counter Registers (INDEX 02H)
MIB counter: RX Discard Packet Counter Registers (INDEX 03H)
MIB counter: RX Error Packet Counter Registers (INDEX 04H)
MIB counter: TX Byte Counter Registers (INDEX 05H)
MIB counter: TX Uni-cast Packet Counter Registers (INDEX 06H)
MIB counter: TX Multi-cast Packet Counter Registers (INDEX 07H)
MIB counter: TX Discard Packet Counter Registers (INDEX 08H)
MIB counter: TX Error Packet Counter Registers (INDEX 09H)

### 6.44 Port-Based VLAN Mapping Table Registers (BOH~BFH)

Define the port member in VLAN group
There are 16 VLAN group that defined in Reg. B0H~BFH.
Group 0 defined in Reg. B0H, and group 1 defined in Reg. B1H, and so on.

| Bit | Name | Default |  |
| :---: | :---: | :---: | :--- |
| $7: 4$ | RESERVED | PE0,RO | Reserved |
| 3 | PORT_UP | PE1,RW | Mapping to processor |
| 2 | RESERVED | PE1,RW | Reserved |
| 1 | PORT_P1 | PE1,RW | Mapping to port 1 |
| 0 | PORT_P0 | PE1,RW | Mapping to port 0 |

### 6.45 TOS Priority Map Registers (COH~CFH)

Define the 6-bit or 3-bit of ToS field mapping to 2-bit priority queue number.
In 6-bit type, the Reg. 53 H bit 7 is " 1 ", Reg. COH bit [1:0] define the mapping for ToS value 0 , Reg. 60 H bit [3:2] define the mapping for ToS value 1, and so on, till Reg. CFH bit [7:6] define ToS value 63.
In 3-bit type, Reg. 53H bit 7 is " 0 " define the mapping for ToS value 0 , Reg. 60H bit [3:2] define the mapping for ToS value 1 , and so on, till Reg. C1H bit [7:6] define ToS value 7.

Reg. COH:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: |
| $7: 6$ | TOS3 | PE0/1,RW | If Reg. 53 H. bit $7=1: \mathrm{TOS}[7: 2]=03 \mathrm{H}$, otherwise TOS $] 7: 5]=03 \mathrm{H}$ |
| $5: 4$ | TOS2 | PE0,/1RW | If Reg. 53 H. bit $7=1: \mathrm{TOS}[7: 2]=02 \mathrm{H}$, otherwise TOS $] 7: 5]=02 \mathrm{H}$ |
| $3: 2$ | TOS1 | PE0,RW | If Reg. 53 H. bit $7=1: \mathrm{TOS}[7: 2]=01 \mathrm{H}$, otherwise TOS $] 7: 5]=01 \mathrm{H}$ |
| $1: 0$ | TOS0 | PE0,RW | If Reg. 53 H. bit $7=1: \mathrm{TOS}[7: 2]=00 \mathrm{H}$, otherwise TOS $] 7: 5]=00 \mathrm{H}$ |

Reg. C1H:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: |
| $7: 6$ | TOS7 | PE0/3,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=07 \mathrm{H}$, otherwise TOS]7:5] $=07 \mathrm{H}$ |
| $5: 4$ | TOS6 | PE0/3,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=06 \mathrm{H}$, otherwise TOS]7:5] $=06 \mathrm{H}$ |
| $3: 2$ | TOS5 | PE0/2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=05 \mathrm{H}$, otherwise TOS]7:5] $=05 \mathrm{H}$ |
| $1: 0$ | TOS4 | PE0/2,RW | If Reg. 53 H. bit $7=1: \mathrm{TOS}[7: 2]=04 \mathrm{H}$, otherwise TOS $] 7: 5]=04 \mathrm{H}$ |

Reg. C2H:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOSB | PE0,RW | If Reg. 53 H. bit $7=1: \mathrm{TOS}[7: 2]=0 \mathrm{BH}$ |
| $5: 4$ | TOSA | PE0,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=0 \mathrm{AH}$ |
| $3: 2$ | TOS9 | PE0,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=09 \mathrm{H}$ |
| $1: 0$ | TOS8 | PE0,RW | If Reg. 53 H. bit $7=1: \mathrm{TOS}[7: 2]=08 \mathrm{H}$ |

Reg. C3H:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOSF | PE0,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=0 \mathrm{FH}$ |
| $5: 4$ | TOSE | PE0,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=0 \mathrm{EH}$ |
| $3: 2$ | TOSD | PE0,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=0 \mathrm{DH}$ |
| $1: 0$ | TOSC | PE0,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=0 \mathrm{CH}$ |

Reg. C4H:

| Bit | Name | Default |  |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS13 | PE1,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=13 \mathrm{H}$ |
| $5: 4$ | TOS12 | PE1,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=12 \mathrm{H}$ |
| $3: 2$ | TOS11 | PE1,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=11 \mathrm{H}$ |
| $1: 0$ | TOS10 | PE1,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=10 \mathrm{H}$ |

Reg. C5H:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS17 | PE1,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=17 \mathrm{H}$ |
| $5: 4$ | TOS16 | PE1,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=16 \mathrm{H}$ |
| $3: 2$ | TOS15 | PE1,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=15 \mathrm{H}$ |
| $1: 0$ | TOS14 | PE1,RW | If Reg.53H. bit $7=1:$ TOS $7: 2]=14 \mathrm{H}$ |

## Reg. C6H:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS1B | PE1,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=1 \mathrm{BH}$ |
| $5: 4$ | TOS1A | PE1,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=1 \mathrm{AH}$ |
| $3: 2$ | TOS19 | PE1,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=19 \mathrm{H}$ |
| $1: 0$ | TOS18 | PE1,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=18 \mathrm{H}$ |

Reg. C7H:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS1F | PE1,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=1 \mathrm{FH}$ |
| $5: 4$ | TOS1E | PE1,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=1 \mathrm{EH}$ |
| $3: 2$ | TOS1D | PE1,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=1 \mathrm{DH}$ |
| $1: 0$ | TOS1C | PE1,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=1 \mathrm{CH}$ |

Reg. C8H:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS23 | PE2,RW | If Reg.53H. bit $7=1:$ TOS[7:2] $=23 \mathrm{H}$ |
| $5: 4$ | TOS22 | PE2,RW | If Reg.53H. bit $7=1:$ TOS[7:2]=22H |
| $3: 2$ | TOS21 | PE2,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=21 \mathrm{H}$ |
| $1: 0$ | TOS20 | PE2,RW | If Reg.53H. bit $7=1:$ TOS[7:2] $=20 \mathrm{H}$ |

Reg. C9H:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS27 | PE2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=27 \mathrm{H}$ |
| $5: 4$ | TOS26 | PE2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=26 \mathrm{H}$ |
| $3: 2$ | TOS25 | PE2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=25 \mathrm{H}$ |
| $1: 0$ | TOS24 | PE2,RW | If Reg.53H. bit $7=1:$ TOS[7:2] $=24 \mathrm{H}$ |

Reg. CAH:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS2B | PE2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=2 \mathrm{BH}$ |
| $5: 4$ | TOS2A | PE2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=2 \mathrm{AH}$ |
| $3: 2$ | TOS29 | PE2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=29 \mathrm{H}$ |
| $1: 0$ | TOS28 | PE2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=28 \mathrm{H}$ |

Reg. CBH:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS2F | PE2,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=2 \mathrm{FH}$ |
| $5: 4$ | TOS2E | PE2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=2 \mathrm{EH}$ |
| $3: 2$ | TOS2D | PE2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=2 \mathrm{DH}$ |
| $1: 0$ | TOS2C | PE2,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=2 \mathrm{CH}$ |

Reg. CCH:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS33 | PE3,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=33 \mathrm{H}$ |
| $5: 4$ | TOS32 | PE3,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=32 \mathrm{H}$ |
| $3: 2$ | TOS31 | PE3,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=31 \mathrm{H}$ |
| $1: 0$ | TOS30 | PE3,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=30 \mathrm{H}$ |

Reg. CDH:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS37 | PE3,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=37 \mathrm{H}$ |
| $5: 4$ | TOS36 | PE3,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=36 \mathrm{H}$ |
| $3: 2$ | TOS35 | PE3,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=35 \mathrm{H}$ |
| $1: 0$ | TOS34 | PE3,RW | If Reg.53H. bit $7=1:$ TOS[7:2] $=34 \mathrm{H}$ |

## Reg. CEH:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS3B | PE3,RW | If Reg.53H. bit $7=1: T O S[7: 2]=3 \mathrm{BH}$ |
| $5: 4$ | TOS3A | PE3,RW | If Reg.53H. bit $7=1:$ TOS $[7: 2]=3 \mathrm{AH}$ |
| $3: 2$ | TOS39 | PE3,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=39 \mathrm{H}$ |
| $1: 0$ | TOS38 | PE3,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=38 \mathrm{H}$ |

Reg. CFH:

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 6$ | TOS3F | PE3,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=3 \mathrm{FH}$ |
| $5: 4$ | TOS3E | PE3,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=3 \mathrm{EH}$ |
| $3: 2$ | TOS3D | PE3,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=3 \mathrm{DH}$ |
| $1: 0$ | TOS3C | PE3,RW | If Reg.53H. bit $7=1: \mathrm{TOS}[7: 2]=3 \mathrm{CH}$ |

6.46 VLAN Priority Map Registers (D0H~D1H)

Define the 3-bit of priority field VALN mapping to 2-bit priority queue number.
Reg. DOH:

| Bit | Name | Default |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| $7: 6$ | TAG3 | PE1,RW | VLAN priority tag value $=03 \mathrm{H}$ |  |
| $5: 4$ | TAG2 | PE1,RW | VLAN priority tag value $=02 \mathrm{H}$ |  |
| $3: 2$ | TAG1 | PE0,RW | VLAN priority tag value $=01 \mathrm{H}$ |  |
| $1: 0$ | TAG0 | PE0,RW | VLAN priority tag value $=00 \mathrm{H}$ |  |

Reg. D1H:

| Bit | Name | Default |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| $7: 6$ | TAG7 | PE3,RW | VLAN priority tag value $=07 \mathrm{H}$ |  |
| $5: 4$ | TAG6 | PE3,RW | VLAN priority tag value $=06 \mathrm{H}$ |  |
| $3: 2$ | TAG5 | PE2,RW | VLAN priority tag value $=05 \mathrm{H}$ |  |
| $1: 0$ | TAG4 | PE2,RW | VLAN priority tag value $=04 \mathrm{H}$ |  |

6.47 Memory Data Pre-Fetch Read Command without Address Increment Register (FOH)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 0$ | MRCMDX | X,RO | Read data from RX SRAM. After the read of this command, the read pointer of <br> internal SRAM is unchanged. And the DM9003 starts to pre-fetch the SRAM data <br> to internal data buffers. |

### 6.48 Memory Data Read Command with Address Increment Register (F2H)

When register FFH bit 7 is " 0 ", register F5H value will be returned to 0000 H , if 16 K -byte boundary is reached.
When register FFH bit 7 is " 1 ", register F5H value will be returned to 0000 H , if processor port receive memory byte boundary address RX memory size, defined in register 3FH with default 1 FOOH , is reached.

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 0$ | MRCMD | X,RO | Read data from RX SRAM. After the read of this command, the read pointer is <br> increased by 1,2, or 4, depends on the operator mode (8-bit,16-bit and 32-bit <br> respectively) |

### 6.49 Memory Data Read Address Register (F4H)

When register FFH bit 7 is " 0 ", register F5H and F4H can be used as memory byte address to read internal 64K-byte memory. When register FFH bit 7 is " 1 ", register F5H and F4H can be used as processor port receive memory byte address with memory space range from 0 to (RX memory size - 1), defined in register 3FH with default 1EFFH.

| Bit | Name | Default |  |
| :---: | :---: | :---: | :---: |
| $7: 0$ | MDRAL | PHS0,RW | Memory Data Read Address Low Byte[7:0] |

6.50 Memory Data Read Address Register (F5H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: | :---: |
| $7: 0$ | MDRAH50 | PHS0,RW | Memory Data Read Byte Address High Byte[15:8] |

6.51 Memory Data Write Command without Address Increment Register (F6H)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 0$ | MWCMDX | X,WO | Write data to TX SRAM. After the write of this command, the write pointer is <br> unchanged |

6.52 Memory Data Write Command with Address Increment Register (F8H)

When register FFH bit 7 is " 0 ", register FBH value will be returned to 0000 H , if 16 K -byte boundary is reached.

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $7: 0$ | MWCMD | X,WO | Write Data to TX SRAM <br> After the write of this command, the write pointer is increased by 1, 2, or 4, depends <br> on the operator mode. (8-bit, 16-bit,32-bit respectively) |

### 6.53 Memory Data Write Address Register (FAH)

When register FFH bit 7 is " 0 ", register FBH and FAH can be used as memory byte address to write internal 64K-byte memory.
When register FFH bit 7 is " 1 ", register FBH and FAH are reserved. The processor port transmit memory address is generated by DM9003 automatically.

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: |
| $7: 0$ | MDWAL | PHS0,RW | Memory Data Write_address Low Byte[7:0] |

6.54 Memory Data Write Address Register (FBH)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :---: | :---: |
| $7: 0$ | MDWAH | PHS0,RW | Memory Data Write Byte Address High Byte[15:8] |

6.55 TX Packet Length Registers (FCH~FDH)

| Bit | Name | Default |  | Description |
| :---: | :---: | :---: | :--- | :---: |
| $7: 0$ | TXPLH | PHS0,RW | TX Packet Length High byte |  |
| $7: 0$ | TXPLL | PHS0,RW | TX Packet Length Low byte |  |

6.56 Interrupt Status Register (FEH)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 7 | IOMODE | T0, RO | Width Processor Data Bus <br> 0: 16-bit mode <br> $1: 8$-bit mode |
| 6 | RESERVED | PHSO,RO | Reserved |
| 5 | LNKCHG | PHSO,RW/C1 | Link Status Change of port 0 or 1 |
| 4 | CNT_ERR | PHSO,RW/C1 | Memory Management error |
| 3 | ROO | PHSO,RW/C1 | Receive Overflow Counter Overflow |
| 2 | ROS | PHSO,RW/C1 | Receive Overflow |
| 1 | PT | PHSO,RW/C1 | Packet Transmitted |
| 0 | PR | PHSO,RW/C1 | Packet Received |

6.57 Interrupt Mask Register (FFH)

| Bit | Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 7 | TXRX_EN | PHSO,RW | Enable the SRAM read/write pointer used as transmit/receive address. |
| 6 | RESERVED | P0,RO | Reserved |
| 5 | LNKCHGI | PHSO,RW | Enable Link Status Change of port 0 or 1 Interrupt |
| 4 | CNT_ERR | PHS0,RW/C1 | Enable Memory Management error interrupt |
| 3 | ROOI | PHSO,RW | Enable Receive Overflow Counter Overflow Interrupt |
| 2 | ROI | PHSO,RW | Enable Receive Overflow Interrupt |
| 1 | PTI | PHSO,RW | Enable Packet Transmitted Interrupt |
| 0 | PRI | PHSO,RW | Enable Packet Received Interrupt |

7. EEPROM FORMAT

| name | Word | Description |
| :---: | :---: | :---: |
| MAC address | 0~2 | 6 byte Ethernet Address |
| Auto Load Control | 3 | $\begin{aligned} & \text { Bit 1:0=01: Update vendor ID and product ID } \\ & \text { Bit 3:2=01: Accept setting of WORD6 [4:0] } \\ & \text { Bit 5:4= reserved } \\ & \text { Bit 7:6= reserved, set to } 00 \text { in application } \\ & \text { Bit 9:8=Reserved } \\ & \text { Bit 11:10= Reserved, set to } 00 \text { in application } \\ & \text { Bit 13:12= Reserved } \\ & \text { Bit 15:14=01: Accept setting of WORD7 [15:12] } \end{aligned}$ |
| Vendor ID | 4 | 2-byte vendor ID (Default: OA46H) |
| Product ID | 5 | 2-byte product ID (Default: 9003H) |
| pin control | 6 | When word 3 bit [3:2] =01, these bits can control the CS\#, IOR\#, IOW\# and $I R Q$ pins polarity. <br> Bit0: CS\# pin is active high when set (default active low) Bit1: IOR\# pin is active high when set (default: active low) Bit2: IOW\# pin is active high when set (default: active low) Bit3: $I R Q$ pin is active low when set (default: active high) Bit4: IRQ pin is open-collected (default: force output) Bit 15:5: Reserved |
| PHY control | 7 | Bit11:0: reserved <br> Bit 13:12 reserved, set 00 in application <br> Bit14: Port 1 AUTO-MDIX control 1: ON, 0: OFF(default ON) <br> Bit15: Port 0 AUTO-MDIX control 1: ON, 0: OFF(default ON) |
| RESERVED | 8~15 | Reserved |
| Control | 16 | Bit 1:0=01: Accept setting of WORD 17,18 Bit $3: 2=01$ : Accept setting of WORD 19~26 Bit $5: 4=01$ : Accept setting of WORD 27~30 Bit 7:6=01: Accept setting of WORD 31 Bit $9: 8=01$ : Accept setting of WORD 32~39 Bit 11:10=01: Accept setting of WORD 40~47 Bit 15:12 $=$ Reserved, set 0000 in application |
| Switch Control 1 | 17 | When word 16 bit $1: 0$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. 52H bit 7~0 This word bit $15 \sim 8$ will be loaded to Reg. 53H bit 7~0 |
| Switch Control 2 | 18 | When word 16 bit $1: 0$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. 58H bit 7~0 This word bit $15 \sim 8$ will be loaded to Reg. 59H bit 7~0 |
| Port 0 Control 1 | 19 | When word 16 bit $3: 2$ is " 01 ", after power on reset: This word bit $7 \sim 0$ will be loaded to port 0 Reg. 61 H bit $7 \sim 0$ This word bit $15 \sim 8$ will be loaded to port 0 Reg. 66 H bit $7 \sim 0$ |
| Port 0 Control 2 | 20 | When word 16 bit $3: 2$ is " 01 ", after power on reset: This word bit $7 \sim 0$ will be loaded to port 0 Reg. 67 H bit 7~0 This word bit $15 \sim 8$ will be loaded to port 0 Reg. 6 DH bit $7 \sim 0$ |
| Port 1 Control 1 | 21 | When word 16 bit $3: 2$ is " 01 ", after power on reset: <br> This word bit $7 \sim 0$ will be loaded to port 1 Reg. 61H bit 7~0 <br> This word bit $15 \sim 8$ will be loaded to port 1 Reg. 66 H bit $7 \sim 0$ |


| Port 1 Control 2 | 22 | When word 16 bit $3: 2$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to port 1 Reg. 67H bit 7~0 This word bit 15~8 will be loaded to port 1 Reg. 6DH bit 7~0 |
| :---: | :---: | :---: |
| RESERVED | 23-24 | Reserved |
| uP Port Control 1 | 25 | When word 16 bit $3: 2$ is " 01 ", after power on reset: <br> This word bit 7~0 will be loaded to port 3 Reg. 61H bit 7~0 <br> This word bit $15 \sim 8$ will be loaded to port 3 Reg. 66 H bit $7 \sim 0$ |
| uP Port Control 2 | 26 | When word 16 bit $3: 2$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to port 3 Reg. 67 H bit $7 \sim 0$ This word bit $15 \sim 8$ will be loaded to port 3 Reg. 6DH bit $7 \sim 0$ |
| Port 0 VLAN Tag | 27 | When word 16 bit $5: 4$ is " 01 ", after power on reset: <br> This word bit 7~0 will be loaded to port 0 Reg. 6EH bit 7~0 <br> This word bit $15 \sim 8$ will be loaded to port 0 Reg. 6 FH bit $7 \sim 0$ |
| Port 1 VLAN Tag | 28 | When word 16 bit $5: 4$ is " 01 ", after power on reset: This word bit $7 \sim 0$ will be loaded to port 1 Reg. 6EH bit 7~0 This word bit $15 \sim 8$ will be loaded to port 1 Reg. 6FH bit $7 \sim 0$ |
| RESERVED | 29 | Reserved |
| uP Port VLAN Tag | 30 | When word 16 bit $5: 4$ is " 01 ", after power on reset: <br> This word bit $7 \sim 0$ will be loaded to port 3 Reg. 6EH bit $7 \sim 0$ This word bit $15 \sim 8$ will be loaded to port 3 Reg. 6FH bit $7 \sim 0$ |
| VLAN Priority Map | 31 | When word 16 bit $7: 6$ is " 01 ", after power on reset: This word bit $7 \sim 0$ will be loaded to Reg. DOH bit 7~0 This word bit $15 \sim 8$ will be loaded to Reg. D1H bit 7~0 |
| Port VLAN Group 0,1 | 32 | When word 16 bit $9: 8$ is " 01 ", after power on reset: This word bit $7 \sim 0$ will be loaded to Reg. BOH bit 7~0 This word bit $15 \sim 8$ will be loaded to Reg. B1H bit 7~0 |
| Port VLAN Group 2,3 | 33 | When word 16 bit $9: 8$ is " 01 ", after power on reset: <br> This word bit $7 \sim 0$ will be loaded to Reg. B2H bit 7~0 This word bit $15 \sim 8$ will be loaded to Reg. B3H bit $7 \sim 0$ |
| Port VLAN Group 4,5 | 34 | When word 16 bit $9: 8$ is " 01 ", after power on reset: <br> This word bit $7 \sim 0$ will be loaded to Reg. B4H bit 7~0 This word bit $15 \sim 8$ will be loaded to Reg. B5H bit 7~0 |
| Port VLAN Group 6,7 | 35 | When word 16 bit $9: 8$ is " 01 ", after power on reset: <br> This word bit 7~0 will be loaded to Reg. B6H bit 7~0 <br> This word bit $15 \sim 8$ will be loaded to Reg. B7H bit $7 \sim 0$ |
| Port VLAN Group 8,9 | 36 | When word 16 bit $9: 8$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. B8H bit 7~0 This word bit 15~8 will be loaded to Reg. B9H bit 7~0 |
| Port VLAN Group 10,11 | 37 | When word 16 bit $9: 8$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. BAH bit 7~0 This word bit $15 \sim 8$ will be loaded to Reg. BBH bit $7 \sim 0$ |
| Port VLAN Group 12,13 | 38 | When word 16 bit $9: 8$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. BCH bit 7~0 This word bit $15 \sim 8$ will be loaded to Reg. BDH bit $7 \sim 0$ |
| Port VLAN Group | 39 | When word 16 bit $9: 8$ is " 01 ", after power on reset: <br> This word bit 7~0 will be loaded to Reg. BEH bit 7~0 <br> This word bit $15-8$ will be loaded to Reg. BFH bit 7~0 |
| ToS Priority Map 0 | 40 | When word 16 bit $11: 10$ is " 01 ", after power on reset: This word bit $7 \sim 0$ will be loaded to Reg. COH bit 7~0 |


|  |  | This word bit 15~8 will be loaded to Reg. C1H bit 7~0 |
| :---: | :---: | :---: |
| ToS Priority Map 1 | 41 | When word 16 bit $11: 10$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. C 2 H bit 7~0 This word bit 15~8 will be loaded to Reg. C 3 H bit 7~0 |
| ToS Priority Map 2 | 42 | When word 16 bit $11: 10$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. C4H bit 7~0 This word bit 15~8 will be loaded to Reg. C5H bit 7~0 |
| ToS Priority Map 3 | 43 | When word 16 bit $11: 10$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. C6H bit 7~0 This word bit 15~8 will be loaded to Reg. C7H bit 7~0 |
| ToS Priority Map 4 | 44 | When word 16 bit $11: 10$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. C8H bit 7~0 This word bit 15~8 will be loaded to Reg. C9H bit 7~0 |
| ToS Priority Map 5 | 45 | When word 16 bit $11: 10$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. CAH bit 7~0 This word bit 15~8 will be loaded to Reg. CBH bit 7~0 |
| ToS Priority Map 6 | 46 | When word 16 bit $11: 10$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. CCH bit 7~0 This word bit 15~8 will be loaded to Reg. CDH bit 7~0 |
| ToS Priority Map 7 | 47 | When word 16 bit $11: 10$ is " 01 ", after power on reset: This word bit 7~0 will be loaded to Reg. CEH bit 7~0 This word bit 15~8 will be loaded to Reg. CFH bit 7~0 |
| RESERVED | 53 | Set to 0 in application |

## 8. PHY REGISTERS

MII Register Description

| $\begin{array}{\|c} \hline \text { AD } \\ \mathrm{D} \\ \hline \end{array}$ | Name | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OOH | $\begin{array}{\|c} \hline \text { CONTR } \\ \text { OL } \end{array}$ | Reset | Loop back | Speed select | Auto-N Enable | Power Down | Isolate | Restart Auto-N | Full Duplex | Coll. Test | Reserved |  |  |  |  |  |  |
|  |  | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 000_0000 |  |  |  |  |  |  |
| 01H | $\begin{array}{\|c\|} \hline \text { STATU } \\ \mathrm{S} \end{array}$ | $\begin{gathered} \hline \text { T4 } \\ \text { Cap. } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TXFDX } \\ \text { Cap. } \end{array}$ | $\begin{array}{\|c\|} \hline \text { TXHDX } \\ \text { Cap. } \end{array}$ | $\begin{gathered} 10 \text { FDX } \\ \text { Cap. } \end{gathered}$ | $\begin{gathered} 10 \\ \text { HDX } \\ \text { Cap. } \\ \hline \end{gathered}$ | Reserved |  |  |  | Pream. Supr. | $\begin{array}{\|l\|l\|} \hline \begin{array}{l} \text { Auto-N } \\ \text { Compl. } \end{array} & R \end{array}$ | Remote Fault | Auto-N Cap. | Link Status | Jabber Detect | Extd Cap. |
|  |  | 0 | 1 | 1 | 1 | 1 | 0000 |  |  |  | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 02H | PHYID1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 03H | PHYID2 | OUI_LSB |  |  |  |  |  | VNDR_MDL |  |  |  |  |  | MDL REV |  |  |  |
|  |  | 101110 |  |  |  |  |  | 001011 |  |  |  |  |  | 0000 |  |  |  |
| 04H | Auto-Ne <br> g. <br> Advertis e | $\begin{array}{\|l\|l\|} \hline \text { Next } \\ \text { Page } \end{array}$ | $\begin{gathered} \text { FLP Rcv } \\ \text { Ack } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Remote } \\ \text { Fault } \end{array}$ | Reserved |  | $\begin{aligned} & \hline \text { FC } \\ & \text { Adv } \end{aligned}$ | $\begin{gathered} \hline \text { T4 } \\ \text { Adv } \end{gathered}$ | $\begin{gathered} \hline \text { TX } \\ \text { FDX } \\ \text { Adv } \end{gathered}$ | $\begin{gathered} \text { TX } \\ \text { HDX } \\ \text { Adv } \end{gathered}$ | $\begin{array}{\|c\|c\|c\|} \hline 10 \text { FDX } \\ \text { Adv } \end{array}$ | $\begin{gathered} 10 \mathrm{HDX} \\ \mathrm{Adv} \end{gathered}$ | Advertised Protocol Selector Field |  |  |  |  |
| 05H | Link Part. <br> Ability | $\begin{array}{\|l\|} \hline \text { LP } \\ \text { Next } \\ \text { Page } \\ \hline \end{array}$ | $\begin{aligned} & \text { LP } \\ & \text { Ack } \end{aligned}$ | $\begin{aligned} & \text { LP } \\ & \text { RF } \end{aligned}$ | Reserved |  | $\begin{aligned} & \text { LP } \\ & \text { FC } \end{aligned}$ | $\begin{aligned} & \mathrm{LP} \\ & \mathrm{~T} 4 \end{aligned}$ | $\begin{gathered} \text { LP } \\ \text { TX } \\ \text { FDX } \end{gathered}$ | $\begin{gathered} \text { LP } \\ \text { TX } \\ \text { HDX } \end{gathered}$ | $\begin{array}{\|c\|c} \hline \text { LP } & \\ 10 \text { FDX } \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{LP} \\ 10 \mathrm{HDX} \end{array}$ | Link Partner Protocol Selector Field |  |  |  |  |
| 06H | Auto-Ne <br> g. <br> Expansi <br> on | Reserved |  |  |  |  |  |  |  |  |  |  | Pardet Fault | LP Next Pg Able | $\begin{array}{\|c\|} \text { Next Pg } \\ \text { Able } \end{array}$ | $\begin{array}{\|c\|} \hline \text { New Pg } \\ \mathrm{Rcv} \end{array}$ |  |
| 10H | $\begin{gathered} \hline \text { Specifi } \\ \text { ed } \\ \text { Config. } \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{BP} \\ \text { 4B5B } \end{array}$ | $\begin{gathered} \hline \mathrm{BP} \\ \mathrm{SCR} \end{gathered}$ | $\begin{gathered} \text { BP } \\ \text { ALIGN } \end{gathered}$ | $\left\|\begin{array}{c} \mathrm{BP} \text { AD } \\ \mathrm{PO} \mathrm{~K} \end{array}\right\|$ | $\begin{array}{\|c\|} \hline \text { Reserv } \\ \text { edr } \end{array}$ | TX | $\begin{gathered} \text { Reserv } \\ \text { ed } \end{gathered}$ | RMIII mode | $\begin{gathered} \hline \text { Force } \\ \text { 100LNK } \end{gathered}$ | Rsvd. | $\begin{array}{l\|l} \hline \mathrm{COL} & \mathrm{R} \\ \mathrm{LED} \end{array}$ | $\begin{array}{\|c\|} \hline \text { RPDCT } \\ \text { R-EN } \end{array}$ | Reset St. Mch | Pream. Supr. | Sleep mode | Remote LoopOut |
| 11H | Specifi ed Conf/Sta t | $\begin{array}{\|c\|} \hline 100 \\ \text { FDX } \end{array}$ | $\begin{gathered} 100 \\ \text { HDX } \end{gathered}$ | $\begin{gathered} \hline 10 \\ \text { FDX } \end{gathered}$ | 10 HDX | $\begin{array}{\|c\|} \hline \text { Reserv } \\ \text { ed } \end{array}$ | $\begin{gathered} \text { Revers } \\ \text { ed } \end{gathered}$ | Revers ed | PHY ADDR [4:0] |  |  |  |  | Auto-N. Monitor Bit [3:0] |  |  |  |
| 12H | $\begin{array}{\|c\|} \hline 10 \mathrm{~T} \\ \text { Conf/Sta } \end{array}$ $\mathrm{t}$ | Rsvd | $\begin{gathered} \mathrm{LP} \\ \text { Enable } \end{gathered}$ | HBE Enable | $\begin{array}{\|l\|} \hline \text { SQUE } \\ \text { Enable } \end{array}$ | $\begin{array}{c\|} \hline \text { JAB } \\ \text { Enable } \end{array}$ | Serial | Reserved |  |  |  |  |  |  |  |  | Polarity Reverse |
| 13H | $\begin{array}{\|c\|} \hline \text { PWDO } \\ \mathrm{R} \\ \hline \end{array}$ | Reserved |  |  |  |  |  |  | $\begin{gathered} \hline \text { PD10D } \\ \text { RV } \end{gathered}$ | PD100\| | I PDchip | p PDerm | n PDaeq | PDdrv | PDecli | PDeclo | PD10 |
| 14H | Specifie d config | $\begin{array}{\|c} \hline \text { TSTSE } \\ 1 \\ \hline \end{array}$ | $\begin{array}{c\|c\|} \hline \text { E TSTSE } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FORCE } \\ \hline \text { TXSD } \end{array}$ | $\begin{array}{l\|l\|} \hline \text { FORCE } \\ \hline & \text { FEF } \\ \hline \end{array}$ | $\begin{array}{\|l\|l} \hline \text { PREA } \\ \text { MBLEX } \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { TX10M } \\ \times & \text { PWR } \\ \hline \end{array}$ | $\begin{array}{c\|c} \hline \text { U } & \text { NWAY } \\ \text { R } & \text { PWR } \\ \hline \end{array}$ | $\begin{array}{l\|c} \hline Y & \text { Reserv } \\ R & \text { ed } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { MDIX } \\ \text { CNTL } \\ \hline \end{gathered}$ | $\begin{array}{l\|l\|} \hline & \text { AutoNe } \\ \text { g_dlpbk } \\ \hline \end{array}$ | endix_fix  <br> M Malue | $\begin{array}{c\|c} \hline \text { fix } & \text { Mdix_d } \\ e & \text { own } \\ \hline \end{array}$ | $\begin{array}{c\|c\|} \hline \text { d } & \text { MonSel } \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { MonSel } \\ 0 \\ \hline \end{array}$ | Reserv ed | $\begin{gathered} \text { PD_val } \\ \text { ue } \end{gathered}$ |
| 16H | RCVER | Receiver Error Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 17H | $\begin{array}{c\|} \hline \text { DIS_con } \\ \text { nect } \end{array}$ | Reversed |  |  |  |  |  |  |  | Disconnect_counter |  |  |  |  |  |  |  |
| 1DH | PSCR | Reversed |  |  |  | PREA MBLE X | AMPLIT <br> UDE | $\begin{aligned} & \hline \text { TXP } \\ & \text { WR } \end{aligned}$ | Reversed |  |  |  |  |  |  |  |  |

Key to Default
In the register description that follows, the default column takes the form:
<Reset Value>, <Access Type> / <Attribute(s)> Where:
<Reset Value>:
$\begin{array}{ll}1 & \text { Bit set to logic one } \\ 0 & \text { Bit set to logic zero } \\ \mathrm{X} & \text { No default value }\end{array}$
<Access Type>:
RO = Read only, $\quad$ RW = Read/Write
<Attribute (s)>:
$\mathrm{SC}=$ Self clearing, $\mathrm{P}=$ Value permanently set

Divicom
8.1 Basic Mode Control Register (BMCR) - 00H

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :---: |
| 15 | Reset | 0, RW/SC | Reset <br> 1=Software reset <br> 0=Normal operation <br> This bit sets the status and controls the PHY registers to their default states. This bit, which is self-clearing, will keep returning a value of one until the reset process is completed |
| 14 | Loopback | 0, RW | Loopback <br> Loop-back control register <br> 1 = Loop-back enabled <br> 0 = Normal operation <br> When in 100Mbps operation mode, setting this bit may cause the descrambler to lose synchronization and produce a 720 ms "dead time" before any valid data appears at the MII receive outputs |
| 13 | Speed selection | 1, RW | Speed Select $\begin{aligned} & 1=100 \mathrm{Mbps} \\ & 0=10 \mathrm{Mbps} \end{aligned}$ <br> Link speed may be selected either by this bit or by auto-negotiation. When auto-negotiation is enabled and bit 12 is set, this bit will return auto-negotiation selected medium type |
| 12 | Auto-negotiation enable | 1, RW | Auto-negotiation Enable $1=$ Auto-negotiation is enabled, bit 8 and 13 will be in auto-negotiation status |
| 11 | Power down | 0, RW | Power Down <br> While in the power-down state, the PHY should respond to management transactions. During the transition to power-down state and while in the power-down state, the PHY should not generate spurious signals on the MII <br> 1=Power down <br> $0=$ Normal operation |
| 10 | Isolate | 0,RW | Isolate Force to 0 in application. |
| 9 | Restart Auto-negotiation | 0,RW/SC | Restart Auto-negotiation 1 = Restart auto-negotiation. Re-initiates the auto-negotiation process. When auto-negotiation is disabled (bit 12 of this register cleared), this bit has no function and it should be cleared. This bit is self-clearing and it will keep returning to a value of 1 until auto-negotiation is initiated by the DM9003. The operation of the auto-negotiation process will not be affected by the management entity that clears this bit $0=$ Normal operation |
| 8 | Duplex mode | 1,RW | Duplex Mode 1 = Full duplex operation. Duplex selection is allowed when Auto-negotiation is disabled (bit 12 of this register is cleared). With auto-negotiation enabled, this bit reflects the duplex capability selected by auto-negotiation $0=$ Normal operation |

DM9003
2-port Switch with Processor Interface

| 7 | Collision test | 0, RW | Collision Test <br> $1=$ Collision test enabled. When set, this bit will cause the COL <br> signal to be asserted in response to the assertion of TX_EN in <br> internal MII interface. <br> $0=$ Normal operation |
| :---: | :---: | :---: | :--- |
| $6-0$ | Reserved | $0, R O$ | Reserved <br> Read as 0, ignore on write |

8.2 Basic Mode Status Register (BMSR) - 01H

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :---: |
| 15 | 100BASE-T4 | 0,RO/P | $\begin{aligned} & \text { 100BASE-T4 Capable } \\ & 1=\text { DM9003 is able to perform in 100BASE-T4 mode } \\ & 0=\text { DM9003 is not able to perform in 100BASE-T4 mode } \end{aligned}$ |
| 14 | 100BASE-TX <br> full-duplex | 1,RO/P | $\begin{aligned} & \text { 100BASE-TX Full Duplex Capable } \\ & 1=\text { DM9003 is able to perform 100BASE-TX in full duplex mode } \\ & 0=\text { DM9003 is not able to perform 100BASE-TX in full duplex mode } \end{aligned}$ |
| 13 | 100BASE-TX half-duplex | 1,RO/P | 100BASE-TX Half Duplex Capable <br> 1 = DM9003 is able to perform 100BASE-TX in half duplex mode $0=$ DM9003 is not able to perform 100BASE-TX in half duplex mode |
| 12 | 10BASE-T full-duplex | 1,RO/P | $\begin{aligned} & \text { 10BASE-T Full Duplex Capable } \\ & 1=\text { DM9003 is able to perform 10BASE-T in full duplex mode } \\ & 0=\text { DM9003 is not able to perform 10BASE-TX in full duplex mode } \\ & \hline \end{aligned}$ |
| 11 | 10BASE-T <br> half-duplex | 1,RO/P | 10BASE-T Half Duplex Capable <br> 1 = DM9003 is able to perform 10BASE-T in half duplex mode <br> $0=$ DM9003 is not able to perform 10BASE-T in half duplex mode |
| 10-7 | Reserved | 0,RO | Reserved <br> Read as 0, ignore on write |
| 6 | MF preamble suppression | 1,RO | MII Frame Preamble Suppression <br> 1 = PHY will accept management frames with preamble suppressed <br> $0=$ PHY will not accept management frames with preamble <br> suppressed |
| 5 | Auto-negotiation Complete | 0,RO | Auto-negotiation Complete <br> 1 = Auto-negotiation process completed <br> 0 = Auto-negotiation process not completed |
| 4 | Remote fault | 0, RO | Remote Fault <br> 1 = Remote fault condition detected (cleared on read or by a chip reset). Fault criteria and detection method is DM9003 implementation specific. This bit will set after the RF bit in the ANLPAR (bit 13, register address 05 ) is set $0=$ No remote fault condition detected |
| 3 | Auto-negotiation ability | 1,RO/P | Auto Configuration Ability <br> 1 = DM9003 is able to perform auto-negotiation <br> 0 = DM9003 is not able to perform auto-negotiation |
| 2 | Link status | 0,RO | Link Status <br> 1 = Valid link is established (for either 10 Mbps or 100 Mbps operation) <br> $0=$ Link is not established <br> The link status bit is implemented with a latching function, so that |

DM9003
2-port Switch with Processor Interface

|  |  |  | the occurrence of a link failure condition causes the link status bit to <br> be cleared and remain cleared until it is read via the management <br> interface |
| :---: | :--- | :--- | :--- |
| 1 | Jabber detect | $0, R O$ | Jabber Detect <br> $1=$ Jabber condition detected <br> $0=$ No jabber <br> This bit is implemented with a latching function. Jabber conditions <br> will set this bit unless it is cleared by a read to this register through a <br> management interface or a DM9003 reset. This bit works only in <br> $10 M b p s$ mode |
| 0 | Extended <br> capability | $1, R O / P$ | Extended Capability <br> $1=$ Extended register capable <br> $0=$ Basic register capable only |

### 8.3 PHY ID Identifier Register \#1 (PHYID1) - 02H

The PHY Identifier Registers \#1 and \#2 work together in a single identifier of the DM9003. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), a vendor's model number, and a model revision number. DAVICOM Semiconductor's IEEE assigned OUI is 00606E.

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $15-0$ | OUI_MSB | $<0181 \mathrm{H}>$ | OUI Most Significant Bits <br> This register stores bit 3 to 18 of the OUI (00606E) to bit 15 to 0 of <br> this register respectively. The most significant two bits of the OUI <br> are ignored (the IEEE standard refers to these as bit 1 and 2) |

8.4 PHY ID Identifier Register \#2 (PHYID2) - 03H

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $15-10$ | OUI_LSB | $<101110>$ <br> RO/P | OUI Least Significant Bits <br> Bit 19 to 24 of the OUI (00606E) are mapped to bit 15 to 10 of this <br> register respectively |
| $9-4$ | VNDR_MDL | $<001011>$, <br> RO/P | Vendor Model Number <br> Five bits of vendor model number mapped to bit 9 to 4 (most <br> significant bit to bit 9) |
| $3-0$ | MDL_REV | $<0000>$, | Model Revision Number <br> Five bits of vendor model revision number mapped to bit 3 to 0 <br> (most significant bit to bit 4) |

### 8.5 Auto-negotiation Advertisement Register (ANAR) - 04H

This register contains the advertised abilities of this DM9003 device as they will be transmitted to its link partner during Auto-negotiation.

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 15 | NP | 0, RO/P | Next page Indication <br> $1=$ Next page available <br> $0=$ No next page available <br> The DM9003 has no next page, so this bit is permanently set to 0 |
| 14 | ACK | $0, R O$ | Acknowledge <br> $1=$ Link partner ability data reception acknowledged |

2-port Switch with Processor Interface
$\left.\begin{array}{|c|c|c|l|}\hline & & & \begin{array}{l}0=\text { Not acknowledged } \\ \text { The DM9003's auto-negotiation state machine will automatically } \\ \text { control this bit in the outgoing FLP bursts and set it at the } \\ \text { appropriate time during the auto-negotiation process. Software } \\ \text { should not attempt to write to this bit. }\end{array} \\ \hline 13 & \text { RF } & 0, \text { RW } & \begin{array}{l}\text { Remote Fault } \\ 1=\text { Local device senses a fault condition } \\ 0=\text { No fault detected }\end{array} \\ \hline 12-11 & \text { Reserved } & \text { X, RW } & \begin{array}{l}\text { Reserved } \\ \text { Write as 0, ignore on read }\end{array} \\ \hline 10 & \text { FCS } & \text { 1, RW } & \begin{array}{l}\text { Flow Control Support } \\ 1=\text { Controller chip supports flow control ability } \\ 0=\text { Controller chip doesn't support flow control ability }\end{array} \\ \hline 9 & \text { T4 } & \text { 0, RO/P } & \begin{array}{l}100 B A S E-T 4 \text { Support } \\ 1=100 B A S E-T 4 \text { is supported by the local device } \\ 0=100 B A S E-T 4 \text { is not supported } \\ \text { The DM9003 does not support 100BASE-T4 so this bit is } \\ \text { permanently set to 0 }\end{array} \\ \hline 8 & \text { TX_FDX } & \text { 1, RW } & \begin{array}{l}100 B A S E-T X \text { Full Duplex Support } \\ 1=100 B A S E-T X ~ f u l l ~ d u p l e x ~ i s ~ s u p p o r t e d ~ b y ~ t h e ~ l o c a l ~ d e v i c e ~\end{array} \\ 0=100 B A S E-T X ~ f u l l ~ d u p l e x ~ i s ~ n o t ~ s u p p o r t e d ~\end{array}\right\}$

### 8.6 Auto-negotiation Link Partner Ability Register (ANLPAR) - 05H

This register contains the advertised abilities of the link partner when received during Auto-negotiation.

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 15 | NP | 0, RO | Next Page Indication <br> $1=$ Link partner, next page available <br> $0=$ Link partner, no next page available |
| 14 | ACK | 0, RO | Acknowledge <br> $1=$ Link partner ability data reception acknowledged <br> $0=$ Not acknowledged <br> The DM9003's auto-negotiation state machine will automatically <br> control this bit from the incoming FLP bursts. Software should not <br> attempt to write to this bit |
| 13 | RF | 0, RO | Remote Fault |

Preliminary datasheet

DM9003
2-port Switch with Processor Interface

|  |  |  | 1 = Remote fault indicated by link partner <br> $0=$ No remote fault indicated by link partner |
| :---: | :---: | :---: | :---: |
| 12-11 | Reserved | 0, RO | Reserved <br> Read as 0 , ignore on write |
| 10 | FCS | 0, RO | Flow Control Support <br> 1 = Controller chip supports flow control ability by link partner <br> $0=$ Controller chip doesn't support flow control ability by link partner |
| 9 | T4 | 0, RO | 100BASE-T4 Support <br> $1=100 B A S E-T 4$ is supported by the link partner <br> $0=100 B A S E-T 4$ is not supported by the link partner |
| 8 | TX_FDX | 0, RO | 100BASE-TX Full Duplex Support <br> $1=$ 100BASE-TX full duplex is supported by the link partner <br> $0=100 B A S E-T X$ full duplex is not supported by the link partner |
| 7 | TX_HDX | 0, RO | 100BASE-TX Support <br> $1=$ 100BASE-TX half duplex is supported by the link partner <br> $0=100 B A S E-T X$ half duplex is not supported by the link partner |
| 6 | 10_FDX | 0, RO | 10BASE-T Full Duplex Support <br> $1=$ 10BASE-T full duplex is supported by the link partner <br> $0=$ 10BASE-T full duplex is not supported by the link partner |
| 5 | 10_HDX | 0, RO | 10BASE-T Support <br> $1=10 B A S E-T$ half duplex is supported by the link partner <br> $0=10 B A S E-T$ half duplex is not supported by the link partner |
| 4-0 | Selector | <00000>, RO | Protocol Selection Bits Link partner's binary encoded protocol selector |

8.7 Auto-negotiation Expansion Register (ANER) - 06H

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $15-5$ | Reserved | 0, RO | Reserved <br> Read as 0, ignore on write |
| 4 | PDF | 0, RO/LH | Local Device Parallel Detection Fault <br> PDF $=1:$ A fault detected via parallel detection function. <br> PDF = 0: No fault detected via parallel detection function |
| 3 | LP_NP_ABLE | 0, RO | Link Partner Next Page Able <br> LP_NP_ABLE $=1:$ Link partner, next page available <br> LP_NP_ABLE $=0:$ Link partner, no next page |
| 2 | NP_ABLE | 0, RO/P | Local Device Next Page Able <br> NP_ABLE = 1: DM9003, next page available <br> NP_ABLE $0:$ DM9003, no next page <br> DM9003 does not support this function, so this bit is always 0 |
| 1 | PAGE_RX | 0, RO | New Page Received <br> A new link code word page received. This bit will be automatically <br> cleared when the register (register 6) is read by management |
| 0 | LP_AN_ABLE | 0, RO | Link Partner Auto-negotiation Able <br> A "1" in this bit indicates that the link partner supports <br> Auto-negotiation |

8.8 DAVICOM Specified Configuration Register (DSCR) - 10H

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :---: |
| 15 | BP_4B5B | 0,RW | Bypass 4B5B Encoding and 5B4B Decoding $1=4 B 5 B$ encoder and 5B4B decoder function bypassed $0=$ Normal 4B5B and 5B4B operation |
| 14 | BP_SCR | 0, RW | Bypass Scrambler/Descrambler Function <br> 1 = Scrambler and descrambler function bypassed <br> 0 = Normal scrambler and descrambler operation |
| 13 | BP_ALIGN | 0, RW | Bypass Symbol Alignment Function 1 = Receive functions (descrambler, symbol alignment and symbol decoding functions) bypassed. Transmit functions (symbol encoder and scrambler) bypassed 0 = Normal operation |
| 12 | BP_ADPOK | 0, RW | BYPASS ADPOK <br> Force signal detector (SD) active. This register is for debug only, not release to customer <br> 1: Forced SD is OK, <br> 0: Normal operation |
| 11 | Reserved | RW | Reserved Force to 0 in application |
| 10 | TX | 1, RW | 100BASE-TX Mode Control 1 = 100BASE-TX operation $0=100 B A S E-F X$ operation |
| 9 | Reserved | 0, RO | Reserved |
| 8 | Reserved | 0, RW | Reserved |
| 7 | F_LINK_100 | 0, RW | Force Good Link in 100Mbps 1 = Force 100Mbps good link status $0=$ Normal 100Mbps operation This bit is useful for diagnostic purposes |
| 6 | Reserved | 0, RW | Reserved Force to 0 in application. |
| 5 | COL_LED | 0, RW | COL LED Control (valid in PHY test mode) |
| 4 | RPDCTR-EN | 1, RW | Reduced Power Down Control Enable This bit is used to enable automatic reduced power down 1 = Enable automatic reduced power down <br> 0 = Disable automatic reduced power down |
| 3 | SMRST | 0, RW | Reset State Machine <br> When writes 1 to this bit, all state machines of PHY will be reset. <br> This bit is self-clear after reset is completed |
| 2 | MFPSC | 1, RW | MF Preamble Suppression Control MII frame preamble suppression control bit $1=$ MF preamble suppression bit on $0=$ MF preamble suppression bit off |
| 1 | SLEEP | 0, RW | Sleep Mode <br> Writing a 1 to this bit will cause PHY entering the Sleep mode and power down all circuit except oscillator and clock generator circuit. When waking up from Sleep mode (write this bit to 0 ), the configuration will go back to the state before sleep; but the state machine will be reset |

DM9003
2-port Switch with Processor Interface

| 0 | RLOUT | 0, RW | Remote Loop out Control <br> When this bit is set to 1, the received data will loop out to the <br> transmit channel. This is useful for bit error rate testing |
| :---: | :---: | :---: | :--- |

8.9 DAVICOM Specified Configuration and Status Register (DSCSR) - 11H

8.10 10BASE-T Configuration/Status (10BTCSR) - 12H

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :--- |
| 15 | Reserved | 0, RO | Reserved <br> Read as 0, ignore on write |
| 14 | LP_EN | 1, RW | Link Pulse Enable <br> $1=$ Transmission of link pulses enabled <br> $0=$ Link pulses disabled, good link condition forced <br> This bit is valid only in 10Mbps operation |
| 13 | HBE | 1, RW | Heartbeat Enable <br> $1=$ Heartbeat function enabled <br> $0=$ Heartbeat function disabled <br> When the DM9003 is configured for full duplex operation, this bit will <br> be ignored (the collision/heartbeat function is invalid in full duplex <br> mode) |
| 12 | SQUELCH | 1, RW | Squelch Enable <br> $1=$ Normal squelch <br> $0=$ Low squelch |
| 11 | JABEN | 1, RW | Jabber Enable <br> Enables or disables the Jabber function when the DM9003 is in <br> $10 B A S E-T ~ f u l l ~ d u p l e x ~ o r ~ 10 B A S E-T ~ t r a n s c e i v e r ~ L o o p b a c k ~ m o d e ~$ |
| $1=$ Jabber function enabled |  |  |  |
| $0=$ Jabber function disabled |  |  |  |\(\left|\begin{array}{l}10M Serial Mode (valid in PHY test mode) <br>


Force to 0, in application.\end{array}\right|\)| Reserved |
| :--- |
| Read as 0, ignore on write |

### 8.11 Power Down Control Register (PWDOR) - 13H

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $15-9$ | Reserved | 0, RO | Reserved <br> Read as 0, ignore on write |
| 8 | PD10DRV | 0, RW | Vendor power down control test |
| 7 | PD100DL | 0, RW | Vendor power down control test |
| 6 | PDchip | 0, RW | Vendor power down control test |
| 5 | PDcrm | 0, RW | Vendor power down control test |
| 4 | PDaeq | 0, RW | Vendor power down control test |
| 3 | PDdrv | 0, RW | Vendor power down control test |
| 2 | PDedi | 0, RW | Vendor power down control test |
| 1 | PDedo | 0, RW | Vendor power down control test |
| 0 | PD10 | 0, RW | Vendor power down control test |

* When selected, the power down value is control by Register 20.0
8.12 (Specified config) Register - 14H

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :---: |
| 15 | TSTSE1 | 0,RW | Vendor test select 1 control |
| 14 | TSTSE2 | 0,RW | Vendor test select 2 control |
| 13 | FORCE_TXSD | 0,RW | Force Signal Detect <br> 1: force SD signal OK in 100M <br> 0 : normal SD signal. |
| 12 | FORCE_FEF | 0,RW | Vendor test select control |
| 11 | PREAMBLEX | 0,RW | Preamble Saving Control <br> 0 : when bit 10 is set, the 10BASE-T transmit preamble count is reduced. When bit 11 of register 1DH is set, 12-bit preamble is reduced; otherwise 22-bit preamble is reduced. <br> 1: transmit preamble bit count is normal in 10BASE-T mode |
| 10 | TX10M_PWR | 1,RW | 10BASE-T mode Transmit Power Saving Control 1: enable transmit power saving in 10BASE-T mode <br> 0 : disable transmit power saving in 10BASE-T mode |
| 9 | NWAY_PWR | 0,RW | Auto-negotiation Power Saving Control <br> 1: disable power saving during auto-negotiation period <br> 0 : enable power saving during auto-negotiation period |
| 8 | Reserved | 0, RO | Reserved <br> Read as 0 , ignore on write |
| 7 | MDIX_CNTL | MDI/MDIX,RO | The polarity of MDI/MDIX value 1: MDIX mode <br> 0: MDI mode |
| 6 | AutoNeg_dpbk | 0,RW | Auto-negotiation Loopback <br> 1: test internal digital auto-negotiation Loopback <br> 0 : normal. |
| 5 | Mdix_fix Value | 0, RW | MDIX_CNTL force value: <br> When Mdix_down = 1, MDIX_CNTL value depend on the register value. |
| 4 | Mdix_down | 0,RW | MDIX Down <br> Manual force MDI/MDIX. <br> 0: Enable HP Auto-MDIX <br> 1: Disable HP Auto-MDIX, <br> MDIX_CNTL value depend on Reg.14H.bit5 |
| 3 | MonSel1 | 0,RW | Vendor monitor select 1 |
| 2 | MonSel0 | 0,RW | Vendor monitor select 0 |
| 1 | Reserved | 0,RW | Reserved Force to 0, in application. |
| 0 | PD_value | 0,RW | Power down control value Decision the value of each field Reg. 13 H . <br> 1: power down <br> 0 : normal |

8.13 DAVICOM Specified Receive Error Counter Register (RECR) - 16H

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $15-0$ | Rev_Err_Cnt | 0, RO | Receive Error Counter <br> Receive error counter that increments upon detection of RXER. <br> Clean by reading this register. |

8.14 DAVICOM Specified Disconnect Counter Register (DISCR) - 17H

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $15-8$ | Reserved | $0, \mathrm{RO}$ | Reserved |
| $7-0$ | Disconnect <br> Counter | $0, \mathrm{RO}$ | Disconnect Counter that increment upon detection of <br> disconnection. Clean by reading this register. |

8.15 Power Saving Control Register (PSCR) - 1DH

| Bit | Bit Name | Default | Description |
| :---: | :---: | :---: | :--- |
| $15-12$ | RESERVED | 0, RO | RESERVED |
| 11 | PREAMBLEX | 0, RW | Preamble Saving Control <br> when both bit 10 and 11 of register 14H are set, the 10BASE-T <br> transmit preamble count is reduced. <br> $1: 12$-bit preamble is reduced. <br> $0: 22$-bit preamble is reduced. |
| 10 | AMPLITUDE | 0, RW | Transmit Amplitude Control Disabled <br> $1:$ when cable is unconnected with link partner, the TX amplitude is <br> reduced for power saving. <br> $0:$ disable Transmit amplitude reduce function |
| 9 | TX_PWR | $0 . R W$ | Transmit Power Saving Control Disabled <br> $1:$ when cable is unconnected with link partner, the driving current <br> of transmit is reduced for power saving. <br> 0: disable transmit driving power saving function |
| $8-0$ | RESERVED | $0, R O$ | RESERVED |

## 9. FUNCTIONAL DESCRIPTION

### 9.1 Processor bus and memory management function:

### 9.1.1 Processor Interface

In the general processor mode, the chip selection is just coming from pin CS\#. There are only two addressing ports through the access of the host interface.

One port is the INDEX port and the other is the DATA port. The INDEX port is decoded by the CMD pin=0 and the DATA by the CMD pin=1. The contents of the INDEX port are the register address of the DATA port. Before the access of any register, the address of the register must be saved in the INDEX port before.

### 9.1.2 Direct Memory Access Control

The DM9003 provides DMA capability to simplify the access of the internal memory. After the setting of the starting address of the internal memory and then issuing a dummy read/write command to load the current data to internal data buffer, the desired location of the internal memory can be accessed by the read/write command registers. The memory's address will be increased with the size equal to the current operation mode (i.e. the byte or word mode) and the data of the next location will be loaded to internal data buffer automatically. It is noted that the data of the first access (the dummy read/write command) in a sequential burst should be ignored because that the data was the contents of the last read/write command.

There are two configured types of internal memory which are controlled by bit 7 of IMR. When the bit 7 of IMR is set, the internal memory is used for transmit and receive buffers. The transmit buffer occupies 8 K bytes. And the receive buffer occupies 7.75K bytes. Both the transmit and receive buffer address need not to be programmed instead that they are managed by the DM9003 automatically. In transmit function, after power on reset or each time after the transmit command is issued (bit 0 of TCR is set), the next starting transmit buffer address is loaded. In receive function, the 7.75 K -byte receive buffer can be treated as a continued logic memory space. The memory address will wrap to address 0 if the end of address is reached.

When the bit 7 of IMR is cleared, there is a 64 K byte memory space in the DM9003 can be accessed. This configured type of internal memory is used for testing only. The memory write address (register $\mathrm{FAh} / \mathrm{FBh}$ ) and the memory read address (register F4h/F5h) represent the physical memory address of the DM9003 internal memory. It is noted that after the memory had been written by memory write command, the switch reset command (bit 6 of register 52h) should be set before normal switch function operation, since the controlled data in internal memory may be corrupted.

### 9.1.3 Packet Transmission

There are two packets, sequentially named as index I and index II, can be stored in the TX SRAM at the same time. The index register 02 h controls the insertion of CRC.

The start address of transmission is 00h and the current packet is index I after software or hardware reset. Firstly write data to the TX SRAM using the DMA port and then write the byte count to byte count register at index register Ofch and Ofdh. Set the bit 1 of control register. The DM9003 starts to transmit the index I packet. Before the transmission of the index I packet ends, the data of the next (index II) packet can be moved to TX SRAM. After the index I packet ends the transmission, write the byte count data of the index II to BYTE_COUNT register and then set the bit 1 of control register to transmit the index II packet. The following packets, named index I, II, I, II... use the same way to be transmitted.

### 9.1.4 Packet Reception

The RX SRAM is a ring data structure. Each packet has a 4-byte header followed with the data of the reception packet which CRC field is included. The format of the 4-byte header is 01 h , status, BYTE_COUNT low, and BYTE_COUNT high. It is noted that the start address of each packet is in the proper address boundary which depends on the operation mode (byte or word mode).

### 9.2 Switch function:

### 9.2.1 Address Learning

The DM9003 has a self-learning mechanism for learning the MAC addresses of incoming packets in real time. DM9003 stores MAC addresses, port number and time stamp information in the Hash-based Address Table. It can learn up to 1 K unicast address entry.

The switch engine updates address table with new entry if incoming packet's Source Address (SA) does not exist and incoming packet is valid (non-error and legal length).

Besides, DM9003 has an option to disable address learning for individual port. This feature can be set by bit 0 of register 65h

### 9.2.2 Address Aging

The time stamp information of address table is used in the aging process. The switch engine updates time stamp whenever the corresponding SA receives. The switch engine would delete the entry if its time stamp is not updated for a period of time.
The period can be programmed or disabled through bit $0 \& 1$ of register 52 h .

### 9.2.3 Packet Forwarding

The DM9003 forwards the incoming packet according to following decision:
(1). If DA is Multicast/Broadcast, the packet is forwarded to all ports, except to the port on which the packet was received.
(2). Switch engine would look up address table based on DA when incoming packets is UNICAST. If the DA was not found in address table, the packet is treated as a multicast packet and forward to other ports. If the DA was found and its destination port number is different to source port number, the packet is forward to destination port.
(3). Switch engine also look up VLAN, Port Monitor setting and other forwarding constraints for the forwarding decision, more detail will discuss in later sections.

The DM9003 will filter incoming packets under following conditions:
(1). Error packets, including CRC errors, alignment errors, illegal size errors.
(2). PAUSE packets.
(3). If incoming packet is UNICAST and its
destination port number is equal to source port number.

### 9.2.4 Inter-Packet Gap (IPG)

IPG is the idle time between any two valid packets at the same port. The typical number is 96 bits time. In other word, the value is 9.6 u sec for 10 Mbps and 960 n sec for 100 Mbps .

### 9.2.5 Back-off Algorithm

The DM9003 implements the binary exponential back-off algorithm in half-duplex mode compliant to IEEE standard 802.3.

### 9.2.6 Late Collision

Late Collision is a type of collision. If a collision error occurs after the first 512 bit times of data are transmitted, the packet is dropped.

### 9.2.7 Half Duplex Flow Control

The DM9003 supports IEEE standard 802.3x flow control frames on both transmit and receive sides.

On the receive side, The DM9003 will defer transmitting next normal frames, if it receives a pause frame from link partner.

On the transmit side, The DM9003 issues pause frame with maximum pause time when internal resources such as received buffers, transmit queue and transmit descriptor ring are unavailable. Once resources are available, The DM9003 sends out a pause frame with zero pause time allows traffic to resume immediately.

### 9.2.8 Full Duplex Flow Control

The DM9003 supports half-duplex backpressure. The inducement is the same as full duplex mode. When flow control is required, the DM9003 sends jam pattern, thus forcing a collision.

The flow control ability can be set in bit 4 of register 61h.

### 9.2.9 Partition Mode

The DM9003 provides a partition mode for each port, see bit 6 of register 61h. The port enters partition mode when more than 64 consecutive collisions are occurred. In partition mode the port continuous to transmit but it will not receive. The port returned to normal operation mode when a good
packet is seen on the wire. The detail description of partition mode represent following:
(1). Entering Partition State

A port will enter the Partition State when either of the following conditions occurs:

- The port detects a collision on every one of 64 consecutive re-transmit attempts to the same packet.
- The port detects a single collision which occurs for more than 512 bit times.
- Transmit defer timer time out, which indicates the transmitting packet is deferred to long.
(2). While in Partition state:

The port will continue to transmit its pending packet, regardless of the collision detection, and will not allow the usual Back-off Algorithm. Additional packets pending for transmission will be transmitted, while ignoring the internal collision indication. This frees up the ports transmit buffers which would otherwise be filled up at the expense of other ports buffers. The assumption is that the partition is signifying a system failure situation (bad connection/cable/station), thus dropping packets is a small price to pay vs. the cost of halting the switch due to a buffer full condition.

## (3). Exiting from Partition State

The Port exits from Partition State, following the end of a successful packet transmission. A successful packet transmission is defined as no collisions were detected on the first 512 bits of the transmission.

### 9.2.10 Broadcast Storm Filtering

The DM9003 has an option to limit the traffic of broadcast or multicast packets, to protect the switch from lower bandwidth availability.

There are two type of broadcast storm control, one is throttling broadcast packet only, the other includes multicast. This feature can be set through bit 1 of register 61h.

The broadcast storm threshold can be programmed by EEPROM or register 67h, the default setting is no broadcast storm protecting.

### 9.2.11 Bandwidth Control

The DM9003 supports two type of bandwidth control for each port. One is the ingress and egress bandwidth rate can be control separately, the other is combined together, this function can be set through
bit 3 of register 61 h . The bandwidth control is disabled by default.

For separated bandwidth control mode, the threshold rate is defined in register 66h. For combined mode, it is defined in register 67h.

The behavior of bandwidth control as below:
(1).For the ingress control, if flow control function is enabled, Pause or Jam packet will be transmitted. The ingress packets will be dropped if flow control is disabled.
(2).For the egress control, the egress port will not transmit any packets. On the other hand, the ingress bandwidth of source port will be throttled that prevent packets from forwarding.
(3).In combined mode, if the sum of ingress and egress bandwidth over threshold, the bandwidth will be throttled.

### 9.2.12 Port Monitoring Support

The DM9003 supports "Port Monitoring" function on per port base, detail as below:
(1). Sniffer Port and Monitor Port

There is only one port can be selected as "sniffer port" by register 52 h , multiple ports can be set as "receive monitor port" or "transmit monitor port" in per-port register 65h.
(2).Receive monitor

All packets received on the "receive monitor port" are send a copy to "sniffer port". For example, port 0 is set as "receive monitor port" and port 3 (processor port) is selected as "sniffer port". If a packet is received form port 0 and destined to port 1 after forwarding decision, the DM9003 will forward it to port 1 and processor port in the end.
(3).Transmit monitor

All packets transmitted on the "transmit monitor port" are send a copy to "sniffer port". For example, port 1 is set as "transmit monitor port" and processor port is selected as "sniffer port". If a packet is received from port 0 and predestined to port 1 after forwarding decision, the DM9003 will forward it to port 1 and processor port in the end.
(4).Exception

The DM9003 has an optional setting that broadcast/multicast packets are not monitored (see bit 4 of register 65h). It's useful to avoid unnecessary bandwidth.

### 9.2.13 VLAN Support

### 9.2.13.1 Port-Based VLAN

The DM9003 supports port-based VLAN as default, up to 16 groups. Each port has a default VID called PVID (Port VID, see register 6Fh). The DM9003 used LSB 4-bytes of PVID as index and mapped to register BOh~BFh, to define the VLAN groups.

### 9.2.13.2 802.1Q-Based VLAN

Regarding IEEE 802.1Q standard, Tag-based VLAN uses an extra tag to identify the VLAN membership of a frame across VLAN-aware switch/router. A tagged frame is four bytes longer than an untagged frame and contains two bytes of TPID (Tag Protocol Identifier) and two bytes of TCI (Tag Control Information).

| Dest. | Src. | Length/Type |  | Data |  | Standard frame |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - |  |  |  |  |
| Dest. | Src. | TPID | TCI | Length / Type | Data | Tagged frame |
| $\begin{aligned} & \text { 0x8100 } \\ & 2 \text { bytes } \end{aligned}$ |  |  |  |  |  |  |
|  |  |  | Priorit | CFI VID |  |  |
|  |  |  | 3 bits | $\begin{aligned} & 1 \text { bits } 12 \text { bit } \\ & \text { port. } \end{aligned}$ |  |  |

The DM9003 also supports 16 802.1Q-based VLAN groups, as specified in bit 1 of register 53 h . It's obvious that the tagged packets can be assigned to several different VLANs which are determined according to the VID inside the VLAN Tag. Therefore, the operation is similar to port-based VLAN. The DM9003 used LSB 4-bytes VID of received packet with VLAN tag and VLAN Group Mapping Register (BOh~BFh) to configure the VLAN partition. If the destination port of received packet is not same VLAN group with received port, it will be discarded.

### 9.2.13.3 Tag/Untag

User can define each port as Tag port or Un-tag port by bit 7 of register 6Dh in 802.1Q-based VLAN mode. The operation of Tag and Un-tag can explain as below conditions:
(1). Receive untagged packet and forward to Un-tag port.

Received packet will forward to destination port without modification.
(2). Receive tagged packet and forward to Un-tag

The DM9003 will remove the tag from the packet and recalculate CRC before sending it out.
(3). Receive untagged packet and forward to Tag port.

The DM9003 will insert the PVID tag when an untagged packet enters the port, and recalculate CRC before delivering it.
(4). Receive tagged packet and forward to Tag port.

Received packet will forward to destination port without modification.

### 9.2.14 Priority Support

The DM9003 supports Quality of Service (QoS) mechanism for multimedia communication such as VoIP and video conferencing.

The DM9003 provides three priority classifications: Port-based, 802.1p-based and DiffServ-based priority. See next section for more detail. The DM9003 offers four level queues for transmit on per-port based.

The DM9003 provides two packet scheduling algorithms: Weighted Round-Robin Queuing and

Strict Priority Queuing. Weighted Round-Robin Queuing (WRR) based on their priority and queue weight. Queues with larger weights get more service than smaller. This mechanism can get highly efficient bandwidth and smooth the traffic. Strict Priority Queuing (SPQ) based on priority only. The Packet on the highest priority queue is transmitted first. The next highest-priority queue is work until last queue empties, and so on. This feature can be set in bit 5 of register 6Dh.

### 9.2.14.1 Port-Based Priority

Port based priority is the simplest scheme and as default. Each port has a 2-bit priority value as index for splitting ingress packets to the corresponding transmit queue. This value can be set in bit 0 and 1 of register 6Dh.

### 9.2.14.2 802.1p-Based Priority

802.1 p priority can be disabled by bit 2 of register

6Dh, it is enabled by default.
The DM9003 extracts 3-bit priority field from received packet with 802.1p VLAN tag, and maps this field against VLAN Priority Map Registers (D0h~D1h) to determine which transmit queue is designated. The VLAN Priority Map is programmable.

### 9.2.14.3 DiffServ-Based Priority

DiffServ based priority uses the most significant 6 -bit of the ToS field in standard IPv4 header, and maps this field against ToS Priority Map Registers (COh~CFh) to determine which transmit queue is designated. The ToS Priority Map is programmable too. In addition, User can only refer to most significant 3-bit of the ToS field optionally, see bit 7 of register 53h.

### 9.3 Internal PHY functions 9.3.1 100Base-TX Operation

The transmitter section contains the following functional blocks:

- 4B5B Encoder
- Scrambler
- Parallel to Serial Converter
- NRZ to NRZI Converter
- NRZI to MLT-3
- MLT-3 Driver


### 9.3.1.1 4B5B Encoder

The 4B5B encoder converts 4-bit (4B) nibble data generated by the MAC Reconciliation Layer into a 5-bit (5B) code group for transmission, see reference Table 1. This conversion is required for control and packet data to be combined in code groups. The 4B5B encoder substitutes the first 8 bits of the MAC preamble with a J/K code-group pair (11000 10001) upon transmit. The 4B5B encoder continues to replace subsequent 4B preamble and data nibbles with corresponding 5B code-groups. At the end of the transmit packet, upon the deassertion of the Transmit Enable signal from the MAC Reconciliation layer, the 4B5B encoder injects the T/R code-group pair (01101 00111) indicating the end of frame. After the T/R code-group pair, the 4B5B encoder continuously injects IDLEs into the transmit data stream until Transmit Enable is asserted and the next transmit packet is detected.

### 9.3.1.2 Scrambler

The scrambler is required to control the radiated emissions (EMI) by spreading the transmit energy across the frequency spectrum at the media connector and on the twisted pair cable in 100Base-TX operation.

By scrambling the data, the total energy presented to the cable is randomly distributed over a wide frequency range. Without the scrambler, energy levels on the cable could peak beyond FCC limitations at frequencies related to the repeated 5B sequences, like the continuous transmission of IDLE symbols. The scrambler output is combined with the NRZ 5B data from the code-group encoder via an XOR logic function. The result is a scrambled data stream with sufficient randomization to decrease radiated emissions at critical frequencies.

### 9.3.1.3 Parallel to Serial Converter

The Parallel to Serial Converter receives parallel 5B scrambled data from the scrambler, and serializes it (converts it from a parallel to a serial data stream). The serialized data stream is then presented to the NRZ to NRZI encoder block

### 9.3.1.4 NRZ to NRZI Encoder

After the transmit data stream has been scrambled and serialized, the data must be NRZI encoded for compatibility with the TP-PMD standard, for 100Base -TX transmission over Category-5 unshielded twisted pair cable.

### 9.3.1.5 MLT-3 Converter

The MLT-3 conversion is accomplished by converting the data stream output, from the NRZI encoder into two binary data streams, with alternately phased logic one event.

### 9.3.1.6 MLT-3 Driver

The two binary data streams created at the MLT-3 converter are fed to the twisted pair output driver, which converts these streams to current sources and alternately drives either side of the transmit transformer's primary winding, resulting in a minimal current MLT-3 signal.

### 9.3.1.7 4B5B Code Group

| Symbol | Meaning | $\begin{gathered} \text { 4B code } \\ 3210 \end{gathered}$ | $\begin{gathered} \text { 5B Code } \\ 43210 \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 0 | Data 0 | 0000 | 11110 |
| 1 | Data 1 | 0001 | 01001 |
| 2 | Data 2 | 0010 | 10100 |
| 3 | Data 3 | 0011 | 10101 |
| 4 | Data 4 | 0100 | 01010 |
| 5 | Data 5 | 0101 | 01011 |
| 6 | Data 6 | 0110 | 01110 |
| 7 | Data 7 | 0111 | 01111 |
| 8 | Data 8 | 1000 | 10010 |
| 9 | Data 9 | 1001 | 10011 |
| A | Data A | 1010 | 10110 |
| B | Data B | 1011 | 10111 |
| C | Data C | 1100 | 11010 |
| D | Data D | 1101 | 11011 |
| E | Data E | 1110 | 11100 |
| F | Data F | 1111 | 11101 |
|  |  |  |  |
| I | Idle | undefined | 11111 |
| J | SFD (1) | 0101 | 11000 |
| K | SFD (2) | 0101 | 10001 |
| T | ESD (1) | undefined | 01101 |
| R | ESD (2) | undefined | 00111 |
| H | Error | undefined | 00100 |
|  |  |  |  |
| V | Invalid | undefined | 00000 |
| V | Invalid | undefined | 00001 |
| V | Invalid | undefined | 00010 |
| V | Invalid | undefined | 00011 |
| V | Invalid | undefined | 00101 |
| V | Invalid | undefined | 00110 |
| V | Invalid | undefined | 01000 |
| V | Invalid | undefined | 01100 |
| V | Invalid | undefined | 10000 |
| V | Invalid | undefined | 11001 |

Table 1

### 9.3.2 100Base-TX Receiver

The 100Base-TX receiver contains several function blocks that convert the scrambled $125 \mathrm{Mb} /$ s serial data to synchronous 4-bit nibble data.
The receive section contains the following functional blocks:

- Signal Detect
- Digital Adaptive Equalization
- MLT-3 to Binary Decoder
- Clock Recovery Module
- NRZI to NRZ Decoder
- Serial to Parallel
- Descrambler
- Code Group Alignment
- 4B5B Decoder


### 9.3.2.1 Signal Detect

The signal detects function meets the specifications mandated by the ANSI XT12 TP-PMD 100Base-TX standards for both voltage thresholds and timing parameters.

### 9.3.2.2 Adaptive Equalization

When transmitting data over copper twisted pair cable at high speed, attenuation based on frequency becomes a concern. In high speed twisted pair signaling, the frequency content of the transmitted signal can vary greatly during normal operation based on the randomness of the scrambled data stream. This variation in signal attenuation, caused by frequency variations, must be compensated for to ensure the integrity of the received data. In order to ensure quality transmission when employing MLT-3 encoding, the compensation must be able to adapt to various cable lengths and cable types depending on the installed environment. The selection of long cable lengths for a given implementation requires significant compensation, which will be over-killed in a situation that includes shorter, less attenuating cable lengths. Conversely, the selection of short or intermediate cable lengths requiring less compensation will cause serious under-compensation for longer length cables. Therefore, the compensation or equalization must be adaptive to ensure proper conditioning of the received signal independent of the cable length.

### 9.3.2.3 MLT-3 to NRZI Decoder

The DM9003 decodes the MLT-3 information from the Digital Adaptive Equalizer into NRZI data.

### 9.3.2.4 Clock Recovery Module

The Clock Recovery Module accepts NRZI data from the MLT-3 to NRZI decoder. The Clock Recovery Module locks onto the data stream and extracts the 125 MHz reference clock. The extracted and synchronized clock and data are presented to the NRZI to NRZ decoder.

### 9.3.2.5 NRZI to NRZ

The transmit data stream is required to be NRZI encoded for compatibility with the TP-PMD standard for 100Base-TX transmission over Category-5 unshielded twisted pair cable. This conversion process must be reversed on the receive end. The NRZI to NRZ decoder receives the NRZI data stream from the Clock Recovery Module and converts it to a NRZ data stream to be presented to the Serial to Parallel conversion block.

### 9.3.2.6 Serial to Parallel

The Serial to Parallel Converter receives a serial data stream from the NRZI to NRZ converter. It converts the data stream to parallel data to be presented to the descrambler.

### 9.3.2.7 Descrambler

Because of the scrambling process requires to control the radiated emissions of transmit data streams, the receiver must descramble the receive data streams. The descrambler receives scrambled parallel data streams from the Serial to Parallel converter, and it descrambles the data streams, and presents the data streams to the Code Group alignment block.

### 9.3.2.8 Code Group Alignment

The Code Group Alignment block receives un-aligned 5B data from the descrambler and converts it into 5B code group data. Code Group Alignment occurs after the $\mathrm{J} / \mathrm{K}$ is detected and subsequent data is aligned on a fixed boundary.

### 9.3.2.9 4B5B Decoder

The 4B5B Decoder functions as a look-up table that translates incoming 5B code groups into 4B (Nibble) data. When receiving a frame, the first 25 -bit code groups receive the start-of-frame delimiter ( $\mathrm{J} / \mathrm{K}$ symbols). The J/K symbol pair is stripped and two nibbles of preamble pattern are substituted. The last two code groups are the end-of-frame delimiter (T/R Symbols).

The T/R symbol pair is also stripped from the nibble, presented to the Reconciliation layer.

### 9.3.3 10Base-T Operation

The 10Base-T transceiver is IEEE 802.3u compliant. When the DM9003 is operating in 10Base-T mode, the coding scheme is Manchester. Data processed for transmit is presented in nibble format, converted to a serial bit stream, then the Manchester encoded. When receiving, the bit stream, encoded by the Manchester, is decoded and converted into nibble format.

### 9.3.4 Collision Detection

For half-duplex operation, a collision is detected when the transmit and receive channels are active simultaneously. Collision detection is disabled in full duplex operation.

### 9.3.5 Carrier Sense

Carrier Sense (CRS) is asserted in half-duplex operation during transmission or reception of data. During full-duplex mode, CRS is asserted only during receive operations.

### 9.3.6 Auto-Negotiation

The objective of Auto-negotiation is to provide a means to exchange information between linked devices and to automatically configure both devices to take maximum advantage of their abilities. It is important to note that Auto-negotiation does not test the characteristics of the linked segment. The Auto-Negotiation function provides a means for a device to advertise supported modes of operation to a remote link partner, acknowledge the receipt and understanding of common modes of operation, and to reject un-shared modes of operation. This allows devices on both ends of a segment to establish a link at the best common mode of operation. If more than one common mode exists between the two devices, a mechanism is provided to allow the devices to resolve to a single mode of operation using a predetermined priority resolution function.
Auto-negotiation also provides a parallel detection function for devices that do not support the Auto-negotiation feature. During Parallel detection there is no exchange of information of configuration. Instead, the receive signal is examined. If it is discovered that the signal matches a technology, which the receiving device supports, a connection will be automatically established using that technology. This allows devices not to support Auto-negotiation but support a common mode of operation to establish a link.

## 10. DC AND AC ELECTRICAL CHARACTERISTICS

10.1 Absolute Maximum Ratings

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC 3 | 3.3 V Supply Voltage | -0.3 | 3.6 | V | - |
| VCCI | 1.8 V core power supply | -0.3 | 1.95 | V | - |
| AVDD3 | Analog power supply 3.3V | -0.3 | 3.6 | V | - |
| AVDDI | Analog power supply 1.8 V | -0.3 | 1.95 | V | - |
| $\mathrm{V}_{\mathbb{N}}$ | DC Input Voltage (VIN) | -0.5 | 5.5 | V | - |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature range | -65 | +150 | ${ }^{\circ} \mathrm{C}$ | - |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature | 0 | +70 | ${ }^{\circ} \mathrm{C}$ | - |
| $\mathrm{L}_{\mathrm{T}}$ | Lead Temperature <br> (TL, soldering, 10 sec.). | - | +260 | ${ }^{\circ} \mathrm{C}$ | Lead-free Device |

10.2 Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC3 | 3.3V Supply Voltage | 3.135 | 3.300 | 3.465 | V | - |
| VCCI | 1.8 V core power supply | 1.71 | 1.80 | 1.89 | V | - |
| AVDD3 | Analog power supply 3.3 V | 3.135 | 3.300 | 3.465 | V | - |
| AVDDI | Analog power supply 1.8V | 1.71 | 1.80 | 1.89 | V | - |
| $\mathrm{P}_{\mathrm{D}}$ (Power Dissipation) | 100BASE-TX | - | 230 | - | mA | 1.8 V only |
|  |  | - | 70 | - | mA | 3.3 V only |
|  | 10BASE-TX | - | 140 | - | mA | TX idle, 1.8 V only |
|  |  | - | 250 | - | mA | 50\% utilization, 1.8 V only |
|  |  | - | 360 | - | mA | 100\% utilization, 1.8 V only |
|  |  | - | 30 | - | mA | 3.3 V only |
|  | Auto-negotiation or cable off | - | 170 | - | mA | 1.8 V only |
|  |  | - | 40 | - | mA | 3.3 V only |

10.3 DC Electrical Characteristics

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs |  |  |  |  |  |  |
| VIL | Input Low Voltage | - | - | 0.8 | V | Vcond1 |
| VIH | Input High Voltage | 2.0 | - | - | V | Vcond1 |
| IIL | Input Low Leakage Current | -1 | - | - | uA | VIN $=0.0 \mathrm{~V}, \mathrm{Vcond} 1$ |
| IIH | Input High Leakage Current | - | - | 1 | uA | $\mathrm{VIN}=3.3 \mathrm{~V}, \mathrm{Vcond1}$ |
| Outputs |  |  |  |  |  |  |
| VOL | Output Low Voltage | - | - | 0.4 | V | $\mathrm{IOL}=4 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 | - | - | V | $1 \mathrm{OH}=-4 \mathrm{~mA}$ |
| Receiver |  |  |  |  |  |  |
| VICM | RX+/RX- Common Mode Input Voltage | - | 1.8 | - | V | $100 \Omega$ Termination Across |
| Transmitter |  |  |  |  |  |  |
| VTD100 | 100TX+/- Differential Output Voltage | 1.9 | 2.0 | 2.1 | V | Peak to Peak |
| VTD10 | 10TX+/- Differential Output Voltage | 4.4 | 5 | 5.6 | V | Peak to Peak |
| ITD100 | 100TX+/- Differential Output Current | 19 | 20 | 21 | mA | Absolute Value |
| ITD10 | 10TX+/- Differential Output Current | 44 | 50 | 56 | mA | Absolute Value |

Note: Vcond1 = VCC3 $=3.3 \mathrm{~V}, \mathrm{VCCI}=1.8 \mathrm{~V}, \mathrm{AVDD} 3=3.3 \mathrm{~V}, \mathrm{AVDDI}=1.8 \mathrm{~V}$.

### 10.4 AC characteristics

10.4.1 Power On Reset Timing


| Symbol | Parameter | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| T1 | PWRST\# Low Period | 1 | - | - | ms | - |
| T2 | Strap pin hold time with PWRST\# | 40 | - | - | ns | - |
| T3 | PWRST\# high to EECS high | - | 5 | - | us | - |
| T4 | PWRST\# high to EECS burst end | - | -- | 4 | ms | - |
| T5 | PWRST\# high to CS\# available | -- | 400 | -- | us | - |

### 10.4.2 Processor I/O Read Timing



| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| T1 | CS\#,CMD valid to IOR\# valid | 5 |  |  | ns |
| T2 | IOR\# invalid to CS\#,CMD invalid | 5 |  |  | ns |
| T3 | IOR\# width | 20 |  |  | ns |
| T4 | lOR\# invalid to next IOR\#/IOW\# valid <br> When read DM9003 register | 2 |  |  | Clk *1 |
| T4 | lOR\# invalid to next IOR\#/IOW\# valid <br> When read DM9003 memory with F0h register | 4 |  |  | Clk *1 |
| T3+T4 | lOR\# invalid to next IOR\#/IOW\# valid <br> When read DM9003 memory with F2h register | 1 |  |  | Clk *1 |
| T5 | System Data(SD) Delay time |  |  | 25 | ns |
| T6 | IOR\# invalid to System Data(SD) invalid |  |  | 10 | ns |

*1 : the Unit: clk is under the internal system clock 50 MHz .(20ns).

### 10.4.3 Processor I/O Write Timing



| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| T1 | CS\#,CMD valid to IOW\# valid | 5 |  |  | ns |
| T2 | IOW\# Invalid to CS\#,CMD Invalid | 5 |  |  | ns |
| T3 | IOW\# Width | 20 |  |  | ns |
| T4 | lOW\# Invalid to next IOW\#/IOR\# valid <br> When write DM9003 INDEX port | 1 |  |  | Clk *1 |
| T4 | IOW\# Invalid to next IOW\#/IOR\# valid <br> When write DM9003 DATA port | 2 |  |  | Clk *1 |
| T3+T4 | IOW\# Invalid to next IOW\#/IOR\# valid <br> When write DM9003 memory | 1 |  |  | Clk *1 |
| T5 | System Data(SD) Setup Time | 5 |  |  | ns |
| T6 | System Data(SD) Hold Time | 3 |  |  | ns |

*1 : the Unit: clk is under the internal system clock 50 MHz .(20ns).

### 10.4.4 EEPROM timing



| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| T1 | EECS Setup Time |  | 480 |  | ns |
| T2 | EECS Hold Time |  | 2080 |  | ns |
| T3 | EECK Frequency |  | 0.38 |  | MHz |
| T4 | EEDIO Setup Time in output state |  | 460 |  | ns |
| T5 | EEDIO Hold Time in output state |  | 2100 | ns |  |
| T6 | EEDIO Setup Time in input state | 8 |  |  | ns |
| T7 | EEDIO Hold Time in input state | 8 |  |  | ns |

## 11. APPLICATION CIRCUIT



## 12. PACKAGE INFORMATION

64 Pins LQFP Package Outline Information:



SECTION A-A


| Symbol | Dimension in mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 1.60 |
| $\mathrm{A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{A}_{2}$ | 1.35 | 1.40 | 1.45 |
| b | 0.17 | 0.22 | 0.27 |
| $\mathrm{b}_{1}$ | 0.17 | 0.20 | 0.23 |
| c | 0.09 | - | 0.20 |
| $\mathrm{C}_{1}$ | 0.09 | - | 0.16 |
| D | 12.00 BSC |  |  |
| $\mathrm{D}_{1}$ | 10.00 BSC |  |  |
| E | 12.00 BSC |  |  |
| $\mathrm{E}_{1}$ | 10.00 BSC |  |  |
| E | 0.50 BSC |  |  |
| L | 0.45 | 0.60 | 0.75 |
| $\mathrm{L}_{1}$ | 1.00 REF |  |  |
| $\mathrm{R}_{1}$ | 0.08 | - | - |
| $\mathrm{R}_{2}$ | 0.08 | - | 0.20 |
| S | 0.20 | - | - |
| $\theta$ | $0^{\circ}$ | $3.5{ }^{\circ}$ | $7^{\circ}$ |
| $\theta_{1}$ | $0^{\circ}$ | - | - |
| $\theta_{2}$ | $12^{\circ} \mathrm{TYP}$ |  |  |
| $\theta_{3}$ | $12^{\circ} \mathrm{TYP}$ |  |  |


| Dimension in inch |  |  |
| :---: | :---: | :---: |
| Min | Nom | Max |
| - | - | 0.063 |
| 0.002 | - | 0.006 |
| 0.053 | 0.055 | 0.057 |
| 0.007 | 0.009 | 0.011 |
| 0.007 | 0.008 | 0.009 |
| 0.004 | - | 0.008 |
| 0.004 | - | 0.006 |
| 0.472 BSC |  |  |
| 0.394 BSC |  |  |
| 0.472 BSC |  |  |
| 0.394 BSC |  |  |
| 0.020 BSC |  |  |
| 0.018 | 0.024 | 0.030 |
| 0.039 REF |  |  |
| 0.003 | - | - |
| 0.003 | - | 0.008 |
| 0.008 | - | - |
| $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| $0^{\circ}$ | - | - |
| $12^{\circ} \mathrm{TYP}$ |  |  |
| $12^{\circ} \mathrm{TYP}$ |  |  |

Dimension $D_{1}$ and $E_{1}$ do not include resin fin
2. All dimensions are base on metric system.
3. General appearance spec should base on its final visual inspection spec.
13. ORDERING INFORMATION

| Part Number | Pin Count | Package |
| :---: | :---: | :---: |
| DM9003EP | 64 | LQFP <br> (Pb-free) |

## Disclaimer

The information appearing in this publication is believed to be accurate. Integrated circuits sold by DAVICOM Semiconductor are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. DAVICOM makes no warranty, express, statutory, implied or by description regarding the information in this publication or regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, DAVICOM MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. DAVICOM reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by DAVICOM for such applications. Please note that
application circuits illustrated in this document are for reference purposes only.

DAVICOM's terms and conditions printed on the order acknowledgment govern all sales by DAVICOM. DAVICOM will not be bound by any terms inconsistent with these unless DAVICOM agrees otherwise in writing. Acceptance of the buyer's orders shall be based on these terms.

## Company Overview

DAVICOM Semiconductor Inc. develops and manufactures integrated circuits for integration into data communication products. Our mission is to design and produce IC products that are the industry's best value for Data, Audio, Video, and Internet/Intranet applications. To achieve this goal, we have built an organization that is able to develop chipsets in response to the evolving technology requirements of our customers while still delivering products that meet their cost requirements.

## Products

We offer only products that satisfy high performance requirements and which are compatible with major hardware and software standards. Our currently available and soon to be released products are based on our proprietary designs and deliver high quality, high performance chipsets that comply with modem communication standards and Ethernet networking standards.

## Contact Windows

For additional information about DAVICOM products, contact the Sales department at:

## Headquarters

```
Hsin-chu Office:
No.6 Li-Hsin Rd. VI,
Science-based Park,
Hsin-chu City, Taiwan, R.O.C.
TEL: + 886-3-5798797
FAX: + 886-3-5646929
E-MAIL: sales@davicom.com.tw
Web: http://mww.davicom.com.tw
```


## WARNING

Conditions beyond those listed for the absolute maximum may destroy or damage the products. In addition, conditions for sustained periods at near the limits of the operating ranges will stress and may temporarily (and permanently) affect and damage structure, performance and/or function.


Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.


Как с нами связаться
Телефон: 8 (812) 3095832 (многоканальный) Факс: 8 (812) 320-02-42
Электронная почта: org@eplast1.ru
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2 , корпус 4 , литера A.

