Features

- High-performance, Low-power Atmel®AVR®8-bit Microcontroller
- Advanced RISC Architecture
 - 133 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers + Peripheral Control Registers
 - Fully Static Operation
 - Up to 16MIPS Throughput at 16MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 128KBytes of In-System Self-programmable Flash program memory
 - 4KBytes EEPROM
 - 4KBytes Internal SRAM
 - Write/Erase cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - Up to 64KBytes Optional External Memory Space
 - Programming Lock for Software Security
 - SPI Interface for In-System Programming
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Two 8-bit PWM Channels
 - 6 PWM Channels with Programmable Resolution from 2 to 16 Bits
 - Output Compare Modulator
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
 - Byte-oriented Two-wire Serial Interface
 - Dual Programmable Serial USARTs
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
 - Software Selectable Clock Frequency
 - ATmega103 Compatibility Mode Selected by a Fuse
 - Global Pull-up Disable
- I/O and Packages
 - 53 Programmable I/O Lines
 - 64-lead TQFP and 64-pad QFN/MLF
- Operating Voltages
- 2.7 5.5V
- Speed Grades
 - 0 16MHz



AMEL

8-bit **AVR**[®] Microcontroller with 128KBytes In-System Programmable Flash


ATmega128A


Summary

Rev. 8151HS-AVR-02/11



1. Pin Configurations





Note: The Pinout figure applies to both TQFP and MLF packages. The bottom pad under the QFN/MLF package should be soldered to ground.


2. Overview

The Atmel[®]AVR[®]ATmega128A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega128A achieves throughputs approaching 1MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

² ATmega128A

2.1 Block Diagram

Figure 2-1. Block Diagram







The Atmel[®]AVR[®] core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega128A provides the following features: 128Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 4Kbytes EEPROM, 4Kbytes SRAM, 53 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, 2 USARTs, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega128A is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega128A AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

2.2 ATmega103 and ATmega128A Compatibility

The ATmega128A is a highly complex microcontroller where the number of I/O locations supersedes the 64 I/O locations reserved in the AVR instruction set. To ensure backward compatibility with the ATmega103, all I/O locations present in ATmega103 have the same location in ATmega128A. Most additional I/O locations are added in an Extended I/O space starting from \$60 to \$FF, (i.e., in the ATmega103 internal RAM space). These locations can be reached by using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions. The relocation of the internal RAM space may still be a problem for ATmega103 users. Also, the increased number of interrupt vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega103 compatibility mode can be selected by programming the fuse M103C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega103. Also, the Extended Interrupt vectors are removed.

ATmega128A

The Atmel[®]AVR[®]ATmega128A is 100% pin compatible with ATmega103, and can replace the ATmega103 on current Printed Circuit Boards. The application note "Replacing ATmega103 by ATmega128A" describes what the user should be aware of replacing the ATmega103 by an ATmega128A.

2.2.1 ATmega103 Compatibility Mode

By programming the M103C fuse, the ATmega128 will be compatible with the ATmega103 regards to RAM, I/O pins and interrupt vectors as described above. However, some new features in ATmega128 are not available in this compatibility mode, these features are listed below:

- One USART instead of two, Asynchronous mode only. Only the eight least significant bits of the Baud Rate Register is available.
- One 16 bits Timer/Counter with two compare registers instead of two 16-bit Timer/Counters with three compare registers.
- Two-wire serial interface is not supported.
- Port C is output only.
- Port G serves alternate functions only (not a general I/O port).
- Port F serves as digital input only in addition to analog input to the ADC.
- Boot Loader capabilities is not supported.
- It is not possible to adjust the frequency of the internal calibrated RC Oscillator.
- The External Memory Interface can not release any Address pins for general I/O, neither configure different wait-states to different External Memory Address sections.
- In addition, there are some other minor differences to make it more compatible to ATmega103:
- Only EXTRF and PORF exists in MCUCSR.
- Timed sequence not required for Watchdog Time-out change.
- External Interrupt pins 3 0 serve as level interrupt only.
- USART has no FIFO buffer, so data overrun comes earlier.

Unused I/O bits in ATmega103 should be written to 0 to ensure same operation in ATmega128.

2.3 Pin Descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega128A as listed on page 73.





2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega128A as listed on page 74.

2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega128A as listed on page 76. In ATmega103 compatibility mode, Port C is output only, and the port C pins are **not** tri-stated when a reset condition becomes active.

Note: The Atmel[®]AVR[®]ATmega128A is by default shipped in ATmega103 compatibility mode. Thus, if the parts are not programmed before they are put on the PCB, PORTC will be output during first power up, and until the ATmega103 compatibility mode is disabled.

2.3.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega128A as listed on page 78.

2.3.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega128A as listed on page 81.

2.3.8 Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the

6 ATmega128A

ATmega128A

JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a Reset occurs.

The TDO pin is tri-stated unless TAP states that shift out data are entered.

Port F also serves the functions of the JTAG interface.

In ATmega103 compatibility mode, Port F is an input Port only.

2.3.9 Port G (PG4:PG0)

Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features.

The port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

In Atmel[®]AVR[®]ATmega103 compatibility mode, these pins only serves as strobes signals to the external memory as well as input to the 32 kHz Oscillator, and the pins are initialized to PG0 = 1, PG1 = 1, and PG2 = 0 asynchronously when a reset condition becomes active, even if the clock is not running. PG3 and PG4 are oscillator pins.

2.3.10 RESET

2.3.11

2.3.13

2.3.14

2.3.15

XTAL1

AVCC

AREF

PEN

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in "System and Reset Characteristics" on page 324. Shorter pulses are not guaranteed to generate a reset.

- Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
- 2.3.12 XTAL2
 - Output from the inverting Oscillator amplifier.
 - AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

AREF is the analog reference pin for the A/D Converter.

PEN is a programming enable pin for the SPI Serial Programming mode, and is internally pulled high . By holding this pin low during a Power-on Reset, the device will enter the SPI Serial Programming mode. PEN has no function during normal operation.





3. Resources

A comprehensive set of development tools, application notes, and datasheets are available for download on http://www.atmel.com/avr.

4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

8 ATmega128A

5. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(\$FF)	Reserved	_	-	_	-	-	-	-	_	
:	Reserved	_	_	_	_	-	_	_	_	
(\$9E)	Reserved	_	_	_	_	_	_	_	_	
(\$9D)	UCSR1C	-	UMSEL1	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	195
(\$9C)	UDR1				USART1 I/O	Data Register				192
(\$9B)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	193
(\$9A)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	194
(\$99)	UBRR1L		•		USART1 Baud	Rate Register Lov	N			197
(\$98)	UBRR1H	-	-	-	-		USART1 Baud F	Rate Register High	ı	197
(\$97)	Reserved	-	-	-	-	-	-	-	-	
(\$96)	Reserved	-	-	-	-	-	-	-	-	
(\$95)	UCSR0C	_	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	195
(\$94)	Reserved	-	-	-	-	-	-	-	-	
(\$93)	Reserved	-	-	-	-	-	-	-	-	
(\$92)	Reserved	-	-	-	-	-	-	-	-	
(\$91)	Reserved	-	-	-	-	-	-	-	-	
(\$90)	UBRR0H	-	-	-	-		USART0 Baud F	Rate Register High	1	197
(\$8F)	Reserved	-	-	-	-	-	-		-	
(\$8E)	Reserved	-	-	-	-	-	-	-	-	
(\$8D)	Reserved	-	-	_	-	_	-	_	-	
(\$8C)	TCCR3C	FOC3A	FOC3B	FOC3C	-	-	-			138
(\$8B)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	134
(\$8A)	TCCR3B	ICNC3	ICES3	_	WGM33	WGM32	CS32	CS31	CS30	137
(\$89)	TCNT3H				er/Counter3 – Cou					139
(\$88)	TCNT3L				er/Counter3 – Co					139
(\$87)	OCR3AH				unter3 – Output C					140
(\$86)	OCR3AL				unter3 – Output C					140
(\$85)	OCR3BH				unter3 – Output C		* *			140
(\$84)	OCR3BL				unter3 – Output C					140
(\$83)	OCR3CH				unter3 – Output C					140
(\$82)	OCR3CL				unter3 – Output C	· ·	,			140
(\$81)	ICR3H				Counter3 – Input (141
(\$80)	ICR3L				Counter3 – Input			· · · · · ·		141
(\$7F)	Reserved	-	-	-	-	-	-	-	-	
(\$7E)	Reserved	-	-	-	-	-	-	-	-	
(\$7D)	ETIMSK	-	-	TICIE3	OCIE3A	OCIE3B	TOIE3	OCIE3C	OCIE1C	142
(\$7C)	ETIFR	-	-	ICF3	OCF3A	OCF3B	TOV3	OCF3C	OCF1C	143
(\$7B)	Reserved	-	-	-	-	-	-	-	-	
(\$7A)	TCCR1C	FOC1A	FOC1B	FOC1C	-	-	-	-	-	138
(\$79)	OCR1CH				unter1 – Output C		÷ ,			140
(\$78)	OCR1CL				unter1 – Output C	ompare Register	C Low Byte	,,		140
(\$77)	Reserved	-	-	-	_	-	-	-	-	
(\$76) (\$75)	Reserved	-	-	-		-	-	-	-	
, ,	Reserved		- T\A/E A	-	-	-		-	-	000
(\$74)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	226
(\$73)	TWDR	TMAG	T\A/ A =		Two-wire Serial In	÷		TMAA	TWOOL	228
(\$72) (\$71)	TWAR TWSR	TWA6 TWS7	TWA5 TWS6	TWA4 TWS5	TWA3 TWS4	TWA2 TWS3	TWA1	TWA0 TWPS1	TWGCE TWPS0	229 228
(\$71)	TWSR	10057	14420		o-wire Serial Inte		_	100731	100730	228
(\$70) (\$6F)	OSCCAL			IW		bration Register	913101			44
(\$6F) (\$6E)	Reserved	_	_	_	–	–	-	-	-	44
(\$6E) (\$6D)	XMCRA	-	- SRL2	- SRL1	- SRL0	- SRW01	- SRW00	- SRW11	-	34
(\$6D) (\$6C)	XMCRA	 XMBK	- 5RL2	- SHLT	- SRLU	- SRW01	XMM2	XMM1	XMM0	34 35
(\$6B)	Reserved		_	_	_	_		_	_	
(\$6A)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	90
(\$69)	Reserved	-	-	-	-	-	-	-	-	30
(\$68)	SPMCSR	SPMIE	RWWSB	_	RWWSRE	BLBSET	– PGWRT	– PGERS	_ SPMEN	289
(\$67)	Reserved			_	-	-	-	-		203
(\$66)	Reserved	_	_	_	_	_	_	_		
		_	_	_	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	89
	PORTG				1 1 0 11 04	1 011100	1 011102	i ontai	101100	03
(\$65) (\$64)	PORTG DDRG	_	_	-	DDG4	DDG3	DDG2	DDG1	DDG0	89





5. Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(\$62)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	89
(\$61)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	89
(\$60)	Reserved	-	-	-	-	_	-	-	-	
\$3F (\$5F)	SREG	I	Т	Н	S	V	N	Z	С	10
\$3E (\$5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	13
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	13
\$3C (\$5C)	XDIV	XDIVEN	XDIV6	XDIV5	XDIV4	XDIV3	XDIV2	XDIV1	XDIV0	38
\$3B (\$5B)	RAMPZ	-	-	-	-	-	-	-	RAMPZ0	14
\$3A (\$5A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	91
\$39 (\$59)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	92
\$38 (\$58)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTF	INTF1	INTF0	92
\$37 (\$57)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	110, 141, 162
\$36 (\$56)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	110, 143, 162
\$35 (\$55) \$34 (\$54)	MCUCR MCUCSR	SRE JTD	SRW10	SE	SM1 JTRF	SM0 WDRF	SM2 BORF	IVSEL EXTRF	IVCE PORF	33, 50, 63 56, 257
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	106
\$32 (\$52)	TCNT0	1000	Wallioo	CONUT		unter0 (8 Bit)	0002	0001	0000	109
\$31 (\$51)	OCR0			Ti	mer/Counter0 Ou	· · · ·	aister			109
\$30 (\$50)	ASSR	-	-	_	-	AS0	TCN0UB	OCR0UB	TCR0UB	109
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	134
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	137
\$2D (\$4D)	TCNT1H			Time	er/Counter1 – Co		gh Byte			139
\$2C (\$4C)	TCNT1L			Tim	er/Counter1 – Co	unter Register Lo	w Byte			139
\$2B (\$4B)	OCR1AH			Timer/Co	unter1 – Output C	ompare Register	A High Byte			139
\$2A (\$4A)	OCR1AL			Timer/Co	unter1 – Output 0	Compare Register	A Low Byte			139
\$29 (\$49)	OCR1BH			Timer/Co	unter1 – Output C	compare Register	B High Byte			139
\$28 (\$48)	OCR1BL				unter1 – Output C					139
\$27 (\$47)	ICR1H			Timer/0	Counter1 – Input	Capture Register	High Byte			140
\$26 (\$46)	ICR1L		1		Counter1 – Input			1	1	140
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	159
\$24 (\$44)	TCNT2					unter2 (8 Bit)				161
\$23 (\$43)	OCR2		00000		ner/Counter2 Out	1	1	00001	00000	162
\$22 (\$42)	OCDR WDTCR	IDRD/OCDR7	OCDR6	OCDR5	OCDR4 WDCE	OCDR3 WDE	OCDR2 WDP2	OCDR1 WDP1	OCDR0 WDP0	276 57
\$21 (\$41) \$20 (\$40)	SFIOR	TSM	_	_	WDCE	ACME	PUD	PSR0	PSR321	86, 111, 146, 231
\$1F (\$3F)	EEARH	-	_	_		ACIVIL		ess Register High		30
\$1E (\$3E)	EEARL	1			EEPROM Addres	s Register Low B		eee riegietei riigi		30
\$1D (\$3D)	EEDR					Data Register				30
\$1C (\$3C)	EECR					EERIE	EEMWE	EEWE	EERE	30
\$1B (\$3B)		-	-	-	-					30
	PORTA	PORTA7	– PORTA6	– PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	87
\$1A (\$3A)	PORTA DDRA	PORTA7 DDA7	PORTA6 DDA6	– PORTA5 DDA5	PORTA4 DDA4			PORTA1 DDA1	PORTA0 DDA0	
\$1A (\$3A) \$19 (\$39)						PORTA3	PORTA2			87
. ,	DDRA	DDA7	DDA6	DDA5	DDA4	PORTA3 DDA3	PORTA2 DDA2	DDA1	DDA0	87 87
\$19 (\$39)	DDRA PINA	DDA7 PINA7	DDA6 PINA6	DDA5 PINA5	DDA4 PINA4	PORTA3 DDA3 PINA3	PORTA2 DDA2 PINA2	DDA1 PINA1	DDA0 PINA0	87 87 87
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36)	DDRA PINA PORTB DDRB PINB	DDA7 PINA7 PORTB7 DDB7 PINB7	DDA6 PINA6 PORTB6 DDB6 PINB6	DDA5 PINA5 PORTB5 DDB5 PINB5	DDA4 PINA4 PORTB4 DDB4 PINB4	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2	DDA1 PINA1 PORTB1 DDB1 PINB1	DDA0 PINA0 PORTB0 DDB0 PINB0	87 87 87 87 87 87 87
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35)	DDRA PINA PORTB DDRB PINB PORTC	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0	87 87 87 87 87 87 87 87
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34)	DDRA PINA PORTB DDRB PINB PORTC DDRC	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0	87 87 87 87 87 87 87 87 87
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0	87 87 87 87 87 87 87 87 87 88 88
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0	87 87 87 87 87 87 87 87 87 88 88 88
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0	87 87 87 87 87 87 87 87 87 88 88 88 88 8
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0	87 87 87 87 87 87 87 87 87 88 88 88 88 8
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0	87 87 87 87 87 87 87 87 87 88 88 88 88 8
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 -	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da _	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 PORTC3 PINC3 PORTD3 DDD3 PIND3 ta Register -	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 PORTC2 PINC2 PORTD2 DDD2 PIND2	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 -	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X	87 87 87 87 87 87 87 87 87 88 88 88 88 8
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D)	DDRA PINA PORTB DDRB PINB PORTC DDRC PORTD DDRD PIND SPDR SPSR SPCR	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da MSTR	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 PORTC3 PINC3 PORTD3 DDD3 PIND3 ta Register - CPOL	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0	87 87 87 87 87 87 87 87 88 88 88 88 88 8
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da 	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register - CPOL Data Register	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 PINC2 PORTD2 DDD2 PIND2 - CPHA	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0	87 87 87 87 87 87 87 87 87 88 88 88 88 8
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE SPIE	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da - MSTR USART0 I/C FE0	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register - CPOL DOata Register DOR0	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0 MPCM0	87 87 87 87 87 87 87 87 87 88 88 88 88 8
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da USART0 I/C FE0 RXEN0	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register - CPOL DDtaa Register DOR0 TXEN0	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0	87 87 87 87 87 87 87 87 87 87 87 173 173 171 192 193 194
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B UBRR0L	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE SPIE RXC0 RXC1E0	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da USART0 I/C FE0 RXEN0 USART0 Baud	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL DDta Register DOR0 TXEN0 Rate Register Lo	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 w	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 MPCM0 TXB80	87 87 87 87 87 87 87 87 87 88 88 88 88 8
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0D (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXC1E0	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da USART0 I/C FE0 RXEN0	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL DAta Register DOR0 TXEN0 Rate Register L0 ACIE	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0 MPCM0	87 87 87 87 87 87 87 87 87 87 88 88 88 8
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B UBRR0L ACSR	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE SPIE RXC0 RXC1E0	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0 ACO	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL DDta Register DOR0 TXEN0 Rate Register Lo	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 PIND2 - CPHA UPE0 UCSZ02 W	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 MPCM0 TXB80	87 87 87 87 87 87 87 87 87 88 88 88 88 173 173 173 171 192 193 194 197 231
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B UBRR0L ACSR ADMUX	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXC1E0 ACD REFS1	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 PIND6 WCOL SPE TXC0 TXC1E0 ACBG REFS0	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da C MSTR USART0 I/C FE0 RXEN0 USART0 Baud ACI MUX4 ADIF	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL DAta Register DOR0 TXEN0 Rate Register L0 ACIE MUX3	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 PIND2 CPHA	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 SPR0 MPCM0 TXB80 ACIS0 MUX0	87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 88 88 173 171 192 193 194 197 231 245
\$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0D (\$2D) \$0C (\$2C) \$0D (\$2D) \$0C (\$2C) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26)	DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA	DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXC1E0 ACD REFS1	DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 PIND6 WCOL SPE TXC0 TXC1E0 ACBG REFS0	DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 	DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da - MSTR USART0 I/C FE0 RXEN0 USART0 Baud ACI MUX4 ADIF ADC Data Ref	PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 PORTD3 DDD3 PIND3 ta Register CPOL DAta Register DOR0 TXEN0 Rate Register L0 ACIE MUX3 ADIE	PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 PIND2 CPHA	DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1	DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 SPR0 MPCM0 TXB80 ACIS0 MUX0	87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 88 88 173 171 192 193 194 197 231 245 247

5. Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$02 (\$22)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	88
\$01 (\$21)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	88
\$00 (\$20)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	89

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

 Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





6. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	8	l	1	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow FF$	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 \leftarrow Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 \leftarrow Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUC	TIONS			•	·
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if $(T = 1)$ then PC \leftarrow PC + k + 1	None	1/2

6. Instruction Set Summary (Continued)

BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
DATA TRANSFER	INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	$Rd \gets Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD LD	Rd,Y+q Rd, Z	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$	None None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, (Z) $\leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	3
ELPM	D:1 7	Extended Load Program Memory	$R0 \leftarrow (RAMPZ:Z)$	None	3
ELPM	Rd, Z	Extended Load Program Memory	$Rd \leftarrow (RAMPZ:Z)$	None	3
ELPM SPM	Rd, Z+	Extended Load Program Memory and Post-Inc Store Program Memory	$Rd \leftarrow (RAMPZ:Z), RAMPZ:Z \leftarrow RAMPZ:Z+1$ $(Z) \leftarrow R1:R0$	None None	3
IN	Rd, P	In Port	$Rd \leftarrow P$	None	- 1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TES					
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=0:6$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(3:0)←Rd(7:4),Rd(7:4)←Rd(3:0)	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	← 1		1
CLI		Global Interrupt Disable	l ← 0	1	1





6. Instruction Set Summary (Continued)

SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
Mnemonics	Operands	Description	Operation	Flags	#Clocks
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	$T \leftarrow 0$	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	н	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	н	1
MCU CONTROL IN	ISTRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

7. Ordering Information

7.1 ATmega128A

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
16	2.7 - 5.5V	ATmega128A-AU ATmega128A-AUR ⁽³⁾ ATmega128A-MU ATmega128A-MUR ⁽³⁾	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)

Notes: 1. The device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. Tape & Reel


	Package Type
64 A	64-lead, 14 x 14 x 1.0 mm, Thin Profile Plastic Quad Flat Package (TQFP)
64M1	64-pad, 9 x 9 x 1.0 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)






8. Packaging Information

8.1 64A



8.2 64M1







9. Errata

The revision letter in this section refers to the revision of the ATmega128A device.

9.1 ATmega128A Rev. U

- Wrong value for Version in the JTAG Device Identification Register
- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Stabilizing time needed when changing XDIV Register
- Stabilizing time needed when changing OSCCAL Register
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

Problem Fix/Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

3. Stabilizing time needed when changing XDIV Register

After increasing the source clock frequency more than 2% with settings in the XDIV register, the device may execute some of the subsequent instructions incorrectly.

Problem Fix / Workaround

The NOP instruction will always be executed correctly also right after a frequency change. Thus, the next 8 instructions after the change should be NOP instructions. To ensure this, follow this procedure:

1.Clear the I bit in the SREG Register.

2.Set the new pre-scaling factor in XDIV register.

3. Execute 8 NOP instructions

4. Set the I bit in SREG

This will ensure that all subsequent instructions will execute correctly.

Assembly Code Example:

CLI		; clear global interrupt enable
OUT	XDIV, temp	; set new prescale value
NOP		; no operation
NOP		; no operation
NOP		; no operation

NOP	; no operation
NOP	; no operation
SEI	; set global interrupt enable

4. Stabilizing time needed when changing OSCCAL Register

After increasing the source clock frequency more than 2% with settings in the OSCCAL register, the device may execute some of the subsequent instructions incorrectly.

Problem Fix / Workaround

The behavior follows errata number 3., and the same Fix / Workaround is applicable on this errata.

5. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega128A is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega128A by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega128A while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega128A must be the fist device in the chain.
- 6. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.





10. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

10.1 Rev. 8151H – 02/11

- 1. Editing update according to the Atmel new style guide. No more space betweeen the numbers and their units.
- 2. Updated the last page.

10.2 Rev. 8151G - 07/10

1. Updated the table note of Table 27-3 on page 324. The test is performed using BODLEVEL=0 and BODLEVEL=1

10.3 Rev. 8151F - 06/10

- 1. Inserted cross reference in "Minimizing Power Consumption" on page 48
- 2. Updated Technical Terminology according to Atmel standard
- 3. Note 6 and Note 7 below "Two-wire Serial Bus Requirements" on page 325 have been removed
- 4. The text in "Bit 6 TXCIEn: TX Complete Interrupt Enable" on page 194 has been corrected by adding an "n"

10.4 Rev. 8151E - 02/10

- 1. Updated "Receiving Frames with 9 Data Bits" on page 185. The C code updated.
- 2. Updated "Packaging Information" on page 373.
- 3. Updated "Performing Page Erase by SPM" on page 283.

10.5 Rev. 8151D - 07/09

- 1. Updated "Errata" on page 376.
- 2. Updated the last page with Atmel's new addresses.

10.6 Rev. 8151C - 05/09

1. Updated "Errata" on page 375. ATmega128A Rev. U.

10.7 Rev. 8151B - 03/09

- 1. Updated view of "Typical Characteristics" on page 337 view.
- 2. Editorial updates.

10.8 Rev. 8151A-08/08

1. Initial revision. (Based on the ATmega128/L datasheet 2467R-AVR-06/08)

Changes done compared to the ATmega128/L datasheet 2467R-AVR-06/08:

- Updated "Stack Pointer" on page 13 description.
- "Power Management and Sleep Modes" on page 46 is reorganized.
- All Electrical characteristics is moved to "Electrical Characteristics" on page 321.

- Output Low Voltage (V_{OL}) and Reset Pull-up Resistor (R_{RST}) limits updated in "DC Characteristics" on page 321.

- Register descriptions are moved to sub sections at the end of each chapter.
- New graphs in "Typical Characteristics" on page 338.
- New "Ordering Information" on page 373.



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1)(408) 441-0311 Fax: (+1)(408) 487-2600 www.atmel.com

Atmel Asia Limited Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN Tel: (+81)(3) 3523-3551 Fax: (+81)(3) 3523-7581

© 2011 Atmel Corporation. All rights reserved. / Rev. CORP0XXXX

Atmel[®], Atmel logo and combinations thereof, AVR[®], AVR Studio[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Windows[®] and others are registered trademarks of Microsoft Corporation in U.S. and or other countries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIFCT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROF-ITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.