### DATASHEET

### Description

The 9DBU0931 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family. The device has 9 output enables for clock management, and 3 selectable SMBus addresses.

### **Recommended Application**

1.5V PCIe Gen1-2-3 Fanout Buffer (FOB)

### **Output Features**

• 9 1–167MHz Low-Power (LP) HCSL DIF pairs

### **Key Specifications**

- DIF additive cycle-to-cycle jitter < 5ps
- DIF output-to-output skew < 60ps
- DIF additive phase jitter is < 300fs rms for PCIe Gen 3
- DIF additive phase jitter < 350fs rms for SGMII

### **Features/Benefits**

- LP-HCSL outputs; save 18 resistors compared to standard HCSL outputs
- 47mW typical power consumption in PLL mode; minimal power consumption
- Outputs can optionally be supplied from any voltage between 1.05 and 1.5V; maximum power savings
- Spread Spectrum (SS) compatible; allows SS for EMI reduction
- OE# pins for each output; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- SMBus-selectable features; optimize signal integrity to application
  - slew rate for each output
  - differential output amplitude
- Device contains default configuration; SMBus interface not required for device operation
- 3.3V tolerant SMBus interface works with legacy controllers
- Three selectable SMBus addresses; multiple devices can easily share an SMBus segment
- 6 × 6 mm 48-VFQFPN; minimal board space



### **Block Diagram**

### **Pin Configuration**



#### 48-pin VFQFPN, 6x6 mm, 0.4mm pitch

^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2)

v prefix indicates internal 120KOhm pull down resistor
 ^ prefix indicates internal 120KOhm pull up resistor

#### **SMBus Address Selection Table**

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	X
CKPWRGD_PD#	М	1101100	X
	1	1101101	х

#### **Power Management Table**

CKPWRGD PD#	CLK IN	SMBus	OEx# Pin	DIFx			
		OEx bit OEx# FIII Tr		True O/P	Comp. O/P		
0	Х	Х	Х	Low	Low		
1	Running	0	Х	Low	Low		
1	Running	1	0	Running	Running		
1	Running	1	1	Low	Low		

#### **Power Connections**

	Pin Number				
VDD	VDDIO	GND	Description		
			Input		
5		8	receiver		
			analog		
12		9	Digital power		
20,30,31,38	13,21,31,39,47	22,29,40	DIF outputs		

Note: EPAD on this device is not electrically connected to the die. It should be connected to ground for best thermal performance.

# **Pin Descriptions**

1         VSADR_tri         LATCHED         Tri-level latch to select SMBus Address. It has an internal 120kohm pull down nesitor. See SMBus Address. Selection Table.           2         VOE8#         IN         Active low input for enabling output 6. This pin has an internal 120kohm pull- down.           3         DIF8         OUT         Differential rue clock output.           4         DIF8#         OUT         Differential rue clock output.           5         VDDR1.5         PWR         1.5V power for differential put clock (receiver). This VDD should be treated a an Analog power rail and filtered appropriately.           6         CLK.IN         IN         True input for differential reference clock.           7         CLK_IN#         IN         Complementary input for differential reference clock.           8         GNDDG         GND Analog ground pin for the differential input (receiver)           9         GNDDIG         GND Analog ground pin for MBus circuitry.         3.9 Volerant.           11         SDATA.3.3         I/O         Data pin for SMBus circuitry.         3.9 Volerant.           12         VDDIG         PWR         1.5V digital power (difty power)         1.4 vOE0#           14         vOE0#         IN         Active low input for enabling output 0. This pin has an internal 120kohm pull-down.           15         DIF0 </th <th>PIN #</th> <th>PIN NAME</th> <th>TYPE</th> <th>DESCRIPTION</th>	PIN #	PIN NAME	TYPE	DESCRIPTION
IN         resistor. See SMBus Address Selection 1 able.           2         VOE8#         IN         Active low input for anabling output 8. This pin has an internal 120kohm pull- down.           4         DIF8         OUT         Differential true clock output.           5         VDDR1.5         PWR         1.5V power for differential input clock (receiver). This VDD should be treated a an Analog power rail and filterential reference clock.           6         CLK. IN         IN         True input for differential reference clock.           7         CLK. IN#         IN         Complementary input for differential reference clock.           8         GNDR         GND Analog ground pin for the differential input (receiver)           9         GNDDIG         GND Analog ground pin for SMBus circuitry. 3.3V tolerant.           11         SDATA 3.3         I/O         Data pin for SMBus circuitry. 3.3V tolerant.           12         VDDDIG1.5         PWR         Power supply for differential outputs           14         vOE0#         IN         Active low input for enabling output 0. This pin has an internal 120kohm pull- down.           15         DIF0         OUT         Differential complementary clock output.           16         DIF0#         OUT         Differential complementary clock output.           17         VDE1# <t< td=""><td>1</td><td>VSADB tri</td><td>LATCHED</td><td>Tri-level latch to select SMBus Address. It has an internal 120kohm pull down</td></t<>	1	VSADB tri	LATCHED	Tri-level latch to select SMBus Address. It has an internal 120kohm pull down
2         VOEse         IN         down.           3         DIF8         OUT         Differential true clock output.           4         DIF8#         OUT         Differential complementary clock output.           5         VDR1.5         PWR         1.SV power for differential reference clock.           6         CLK_IN         IN         True input for differential reference clock.           7         CLK_IN#         IN         Complementary input for differential reference clock.           8         GNDR         GND         Analog ground pin for the differential input (receiver)           9         GNDIG         GND         Ground pin for diffat circuitry. 3.3V tolerant.           11         SDLFA.3.3         I/O         Data pin for SMBus circuitry. 3.3V tolerant.           12         VDDIG1.5         PWR         Power supply for differential outputs           14         VOEd#         IN         Active low input for enabling output 0. This pin has an internal 120kohm pull-down.           16         DIF0         OUT         Differential complementary clock output.           17         VOE1#         IN         Active low input for enabling output 1. This pin has an internal 120kohm pull-down.           18         DIF1         OUT         Differential complementary clock output.			IN	
a         DIF8         OUT         Differential rue clock output.           4         DJF8#         OUT         Differential complementary clock output.           5         VDDR1.5         PWR         an Analog power rail and filtered appropriately.           6         CLK IN         IN         True input for differential reference clock.           7         CLK_IN#         IN         Complementary input for differential reference clock.           8         GNDR         GND         Analog ground pin for the differential reference clock.           8         GNDR         GND         Analog ground pin for the differential reference clock.           11         SDLK_3.3         IN         Clock pin of SMBus circuitry. 3.3V tolerant.           12         VDDDG15.5         PWR         Power supply for differential outputs           14         VDC0#         IN         Active low input for enabling output 0. This pin has an internal 120kohm pull- down.           16         DIF0#         OUT         Differential complementary clock output.           17         VOE1#         IN         Active low input for enabling output 1. This pin has an internal 120kohm pull- down.           18         DIF1         OUT         Differential complementary clock output.           17         VOE1#         IN         <	2	vOF8#	IN	
4       DIF6#       OUT       Differential complementary clock output.         5       VDDR1.5       PWR       1.5V power for differential reference clock (receiver). This VDD should be treated a an Analog power rail and filtered appropriately.         6       CLK_IN#       IN       True input for differential reference clock.         7       CLK_IN#       IN       Complementary input for differential input (receiver)         9       GNDDG       GND       Analog ground pin for the differential input (receiver)         9       GNDDG       GND       Ground pin for digital circuitry. 3.3V tolerant.         11       SDATA 3.3       I/O       Data pin for SMBus circuitry. 3.3V tolerant.         12       VDDIG1.5       PWR       Power supply for differential outputs         14       vOE0#       IN       Active low input for enabling output 0. This pin has an internal 120kohm pull-down.         15       DIFO       OUT       Differential complementary clock output.         16       DIFG#       OUT       Differential complementary clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull-down.         18       DIF1#       OUT       Differential complementary clock output.         20       VDD10       Pwer supply for different				
5         VDR1.5         PWR an Analog power rail and filtered appropriately.           6         CLK. IN         IN         True input for differential neterence clock.           7         CLK. IN#         IN         Complementary input for differential reference clock.           8         GNDR         GND         GND           9         GNDDIG         GND         GND bata pin for SMBus circuitry. 3.3V tolerant.           11         SDATA_3.3         I/O         Data pin for SMBus circuitry. 3.3V tolerant.           12         VDDIG1.5         PWR         1.5V digital power (dirty power)           13         VDDIO         PWR         Power supply for differential outputs           14         VOE0#         I/N         Active low input for enabling output 0. This pin has an internal 120kohm pull- down.           15         DIF0         OUT         Differential true clock output.           16         DIF0         OUT         Differential complementary clock output.           17         vOE1#         IN         Active low input for enabling output 1. This pin has an internal 120kohm pull- down.           18         DIF1         OUT         Differential complementary clock output.           19         DIF1#         OUT         Differentital true clock output.           20 </td <td></td> <td></td> <td></td> <td></td>				
5       VDPH1.5       PVH       an Analog power rail and filtered appropriately.         6       CLK_IN#       IN       True input for differential reference clock.         7       CLK_IN#       IN       Complementary input for differential reference clock.         8       GNDR       GND       Analog ground pin for the differential reference clock.         8       GNDR       GND       Analog ground pin for the differential reference clock.         9       GNDDIG       GND       Gnalog pin of SMBus circuitry, 3.3V tolerant.         11       SDCLK_3.3       I/O       Data pin for SMBus circuitry, 3.3V tolerant.         12       VDDDIG1.5       PVWR       Now supply for differential outputs         14       VOE0#       IN       Active low input for enabling output 0. This pin has an internal 120kohm pull-down.         15       DIF0       OUT       Differential rue clock output.         16       DIF0#       OUT       Differential rue clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull-down.         18       DIF1       OUT       Differential rue clock output.         19       DIF2#       OUT       Differential rue clock output.         22       GND       GND Groun	4	DIF8#	OUT	
Image: Second	5	VDDB1 5	PWB	
7       CLK_IN#       IN       Complementary input for differential reference clock.         8       GNDR       GND       Analog ground pin for the differential input (receiver)         9       GNDDIG       GND       Ground pin for digital circuitry.       3.3V tolerant.         11       SDATA_3.3       I/O       Data pin for SMBus circuitry. 3.3V tolerant.         12       VDDDG1.5       PWR       I.SV digital power (dirty power)         13       VDDO       PPWR       Power supply for differential outputs         14       vOE0#       IN       Active low input for enabling output 0. This pin has an internal 120kohm pull-down.         16       DIF0#       OUT       Differential true clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull-down.         16       DIF0#       OUT       Differential complementary clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull-down.         18       DIF1       OUT       Differential complementary clock output.       Extrema for any f				
8         GNDR         GND         Analog ground pin for the differential input (receiver)           9         GNDDIG         GND         Ground pin for digital circuitry.         3V tolerant.           11         SDATA_3.3         I/O         Data pin for SMBus circuitry. 3.3V tolerant.           12         VDDDIG1.5         PWR         1.5V digital power (dirty power)           13         VDDIO         PWR         Power supply for differential outputs           14         vOE0#         IN         Active low input for enabling output 0. This pin has an internal 120kohm pull-down.           15         DIFO         OUT         Differential true clock output.         International true clock output.           17         vOE1#         IN         Active low input for enabling output 1. This pin has an internal 120kohm pull-down.           18         DIF1         OUT         Differential true clock output.         Internative clock output.           19         DIF1#         OUT         Differential complementary clock output.         Internative clock output.           22         GND         GND         GND         Ground pin.           23         DIF2         OUT         Differential complementary clock output.           24         VOE2#         IN         Active low input for enabling output 2. Th				
9       GNDDIG       GND       Ground pin for digital circuitry.         10       SCLK_3.3       IN       Clock pin of SMBus circuitry. 3.3V tolerant.         11       SDATA_3.3       I/O       Data pin for SMBus circuitry. 3.3V tolerant.         12       VDDIG       PWR       Power supply for differential outputs         14       VOE0#       IN       Active low input for enabling output 0. This pin has an internal 120kohm pull- down.         15       DIF0       OUT       Differential complementary clock output.         16       DIF0#       OUT       Differential true clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull- down.         18       DIF1       OUT       Differential true clock output.       10         20       VDDIO       PWR       Power supply, nominally 1.5V         21       VDDIO       PWR       Power supply, nominally 1.5V         22       GND       GRUD       Ground pin.         23       DIF2#       OUT       Differential true clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       VOE2#       IN       Active low input for enabling output 3. This pin has an internal 120koh				
10       SCLK_3.3       IN       Clock pin of SMBus circuitry, 3.3V tolerant.         11       SDATA 3.3       I/O       Data pin for SMBus circuitry, 3.3V tolerant.         12       VDDIOG1.5       PWR       1.5V digital power (dirity power)         13       VDDIO       PWR       Power supply for differential outputs         14       vOE0#       IN       Active low input for enabling output 0. This pin has an internal 120kohm pull- down.         15       DIFO       OUT       Differential complementary clock output.         16       DIFO#       OUT       Differential complementary clock output.         18       DIF1       OUT       Differential complementary clock output.         20       VDD10       PWR       Power supply for differential outputs         21       VDD10       PWR       Power supply for differential outputs         22       GND       GND       GND       GND         23       DIF2#       OUT       Differential complementary clock output.       120kohm pull- down.         24       VDE2#       OUT       Differential complementary clock output.       2         24       DIF2#       OUT       Differential complementary clock output.       2         25       vOE2#       IN       Acti				
11       SDATA_3.3       I/O       Data pin for SMBus circuitry, 3.3V tolerant.         12       VDDDG1.5       PWR       1.5V digital power (dirty power)         13       VDDIO       PWR       Power supply for differential outputs         14       vOE0#       IN       Active low input for enabling output 0. This pin has an internal 120kohm pull- down.         15       DIF0       OUT       Differential rue clock output.         16       DIF0#       OUT       Differential complementary clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull- down.         18       DIF1       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply for differential outputs         21       VDDIO       PWR       Power supply for differential outputs         22       GND       GRND       Ground pin.         23       DIF2#       OUT       Differential rue clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         28       vOE3#       IN       DIfferential true clock	-			
12       VDDIG1.5       PWR       1.5V digital power (dirty power)         13       VDDO       PWR       Power supply for differential outputs         14       vOE0#       IN       Active low input for enabling output 0. This pin has an internal 120kohm pull- down.         15       DIF0       OUT       Differential rue clock output.         16       DIF4#       OUT       Differential rue clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull- down.         18       DIF1       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply for differential outputs         21       VDD0       PWR       Power supply for differential outputs         22       GND       GND       GND       GND         23       DIF2       OUT       Differential rue clock output.       .         24       DIF2#       OUT       Differential complementary clock output.       .         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         25       vOE2#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull- down.         26       <				
13       VDDIO       PWR       Power supply for differential outputs         14       vOE0#       IN       Active low input for enabling output 0. This pin has an internal 120kohm pull- down.         15       DIF0       OUT       Differential true clock output.         16       DIF0#       OUT       Differential complementary clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull- down.         18       DIF1       OUT       Differential complementary clock output.         19       DIF1#       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply, nominally 1.5V         21       VDDIO       PWR       Power supply, nominally 1.5V         23       DIF2       OUT       Differential complementary clock output.         24       DIF3       OUT       Differential true clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential true clock output.       This pin has an internal 120kohm pull- down.         29       GND       GND       GND       GND mole for enabling output 3. This pin has an intermal 120kohm pull- down. <td></td> <td></td> <td></td> <td></td>				
14       vOE0#       IN       Active low input for enabling output 0. This pin has an internal 120kohm pull- down.         15       DIF0       OUT       Differential rue clock output.         16       DIF0#       OUT       Differential rue clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull- down.         18       DIF1       OUT       Differential rue clock output.         19       DIF1#       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply, nominally 1.5V         21       VDDIO       PWR       Power supply for differential outputs         22       GND       GND       Ground pin.         23       DIF2       OUT       Differential complementary clock output.         24       DIF2#       OUT       Differential rue clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         25       vOE2#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential rue clock output.       This pin has an internal 120kohm pull- down.         29       GN				
14       VOE0#       IN       down.         15       DIFO       OUT       Differential true clock output.         16       DIF0#       OUT       Differential complementary clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull- down.         18       DIF1       OUT       Differential complementary clock output.         19       DIF1#       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply, nominally 1.5V         21       VDDIO       PWR       Power supply for differential outputs         22       GND       GND       Ground pin.         23       DIF2       OUT       Differential true clock output.         24       DIF2#       OUT       Differential true clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential true clock output.       10         27       DIF3#       OUT       Differential complementary clock output.       10         30       VDD01.5       PWR       Power supply for outputs, nominally 1.5V.       11 <t< td=""><td>13</td><td>VDDIO</td><td>PWR</td><td></td></t<>	13	VDDIO	PWR	
15       DIF0       OUT       Differential true clock output.         16       DIF0#       OUT       Differential complementary clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull- down.         18       DIF1       OUT       Differential true clock output.         19       DIF1#       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply nominally 1.5V         21       VDD10       PWR Power supply for differential outputs         22       GND       GND       Ground pin.         23       DIF2       OUT       Differential complementary clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential complementary clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for outputs, nominally 1.5V.         30       VDDO1.5       PWR       Power supply for differential outputs         32	14	vOE0#	IN	
16       DIF0#       OUT       Differential complementary clock output.         17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull- down.         18       DIF1       OUT       Differential true clock output.         19       DIF1#       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply, nominally 1.5V         21       VDDIO       PWR       Power supply for differential outputs         22       GND       GND       Ground pin.         23       DIF2       OUT       Differential complementary clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential complementary clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull- down.         29       GND       GND       Ground pin.       Ground pin.         32       DIF4       OUT       Differential true clock outp				
17       vOE1#       IN       Active low input for enabling output 1. This pin has an internal 120kohm pull-down.         18       DIF1       OUT       Differential true clock output.         19       DIF1#       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply, nominally 1.5V         21       VDDIO       PWR       Power supply for differential outputs         22       GND       GND       Ground pin.         23       DIF2       OUT       Differential complementary clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull-down.         26       DIF3       OUT       Differential complementary clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull-down.         29       GND       GND       Ground pin.         30       VDD1.5       PWR       Power supply for outputs, nominally 1.5V.         31       VDDIO       PPWR       Power supply for differential outputs				
17       VOE I#       IN       down.         18       DIF1       OUT       Differential true clock output.         19       DIF1#       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply, nominally 1.5V         21       VDDIO       PWR       Power supply for differential outputs         22       GND       GND       Ground pin.         23       DIF2       OUT       Differential true clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential complementary clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull- down.         29       GND       GND       Ground pin.         30       VDDO1.5       PWR       Power supply for outputs, nominally 1.5V.         31       VDDIO       PWR Power supply for outputs, nominally 1.5V.         33       DIF4       OUT       Differential complem	16	DIF0#	001	
18       DIF1       OUT       Differential true clock output.         19       DIF1#       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply, nominally 1.5V         21       VDIO       PWR       Power supply for differential outputs         22       GND       GND       Ground pin.         23       DIF2       OUT       Differential complementary clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull-down.         26       DIF3       OUT       Differential complementary clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull-down.         29       GND       GND       Ground pin.         29       GND       GND       Ground pin.         30       VDDO       PWR       Power supply for outputs, nominally 1.5V.         31       VDIO       PWR       Power supply for outputs, nominally 1.5V.         32       DIF4       OUT <td< td=""><td>17</td><td>vOE1#</td><td>IN</td><td></td></td<>	17	vOE1#	IN	
19       DIF1#       OUT       Differential complementary clock output.         20       VDD1.5       PWR       Power supply, nominally 1.5V         21       VDDIO       PWR       Power supply for differential outputs         22       GND       GND       Ground pin.         23       DIF2       OUT       Differential true clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential true clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull- down.         29       GND       GND       GND       Ground pin.         30       VDD01.5       PWR       Power supply for outputs, nominally 1.5V.         31       VDIO       PWR       Power supply for output.         32       DIF4       OUT       Differential complementary clock output.         33       DIF5       OUT       Differential true clock output.         34       vOE4#       <				
20       VDD1.5       PWR       Power supply, nominally 1.5V         21       VDDIO       PWR       Power supply for differential outputs         22       GND       GND       Ground pin.         23       DIF2       OUT       Differential true clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential complementary clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull- down.         29       GND       GND       Ground pin.         30       VDD01.5       PWR       Power supply for outputs, nominally 1.5V.         31       VDDIO       PWR       Power supply for differential outputs         32       DIF4       OUT       Differential complementary clock output.         33       DIF5#       OUT       Differential complementary clock output.         34       vOE4#       IN       Active low input for enabling output 4. This pin has an internal 120kohm pull- down. <td></td> <td></td> <td></td> <td></td>				
21       VDDIO       PWR       Power supply for differential outputs         22       GND       GND       Ground pin.         23       DIF2       OUT       Differential true clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential complementary clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull- down.         29       GND       GND       Ground pin.         30       VDDO1.5       PWR       Power supply for outputs, nominally 1.5V.         31       VDDIO       PWR       Power supply for differential outputs         32       DIF4       OUT       Differential complementary clock output.         33       DIF4       OUT       Differential complementary clock output.         34       vOE4#       IN       Active low input for enabling output 4. This pin has an internal 120kohm pull- down.         35       DIF5       OUT       Differential complementary clock output.				
22       GND       GND       Ground pin.         23       DIF2       OUT       Differential true clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential true clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull- down.         29       GND       GND       Ground pin.         30       VDD01.5       PWR       Power supply for outputs, nominally 1.5V.         31       VDDIO       PWR       Power supply for differential outputs         32       DIF4       OUT       Differential true clock output.         33       DIF4       OUT       Differential true clock output.         34       vOE4#       IN       Active low input for enabling output 4. This pin has an internal 120kohm pull- down.         35       DIF5       OUT       Differential true clock output.       This pin has an internal 120kohm pull- down.         38       VDE1.5       PWR       Power supply nor				
23       DIF2       OUT       Differential true clock output.         24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential true clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull- down.         29       GND       GND       Ground pin.         30       VDD01.5       PWR       Power supply for outputs, nominally 1.5V.         31       VDIO       PWR       Power supply for differential outputs         32       DIF4       OUT       Differential complementary clock output.         33       DIF4#       OUT       Differential complementary clock output.         34       vOE4#       IN       Active low input for enabling output 4. This pin has an internal 120kohm pull- down.         35       DIF5       OUT       Differential complementary clock output.         36       DIF5#       OUT       Differential complementary clock output.         37       vOE5#       IN       Active low input for				
24       DIF2#       OUT       Differential complementary clock output.         25       vOE2#       IN       Active low input for enabling output 2. This pin has an internal 120kohm pull- down.         26       DIF3       OUT       Differential true clock output.         27       DIF3#       OUT       Differential complementary clock output.         28       vOE3#       IN       Active low input for enabling output 3. This pin has an internal 120kohm pull- down.         29       GND       GND       GND       Ground pin.         30       VDD01.5       PWR       Power supply for outputs, nominally 1.5V.         31       VDIO       PWR       Power supply for differential outputs         32       DIF4       OUT       Differential complementary clock output.         33       DIF4#       OUT       Differential complementary clock output.         34       vOE4#       IN       Active low input for enabling output 4. This pin has an internal 120kohm pull- down.         35       DIF5       OUT       Differential true clock output.         37       vOE5#       IN       Active low input for enabling output 5. This pin has an internal 120kohm pull- down.         38       VDD1.5       PWR       Power supply, nominally 1.5V         39       VDDIO <td></td> <td></td> <td></td> <td></td>				
25vOE2#INActive low input for enabling output 2. This pin has an internal 120kohm pull- down.26DIF3OUTDifferential true clock output.27DIF3#OUTDifferential complementary clock output.28vOE3#INActive low input for enabling output 3. This pin has an internal 120kohm pull- down.29GNDGNDGround pin.30VDD01.5PWRPower supply for outputs, nominally 1.5V.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential complementary clock output.33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs				
25VOE2#INdown.26DIF3OUTDifferential true clock output.27DIF3#OUTDifferential complementary clock output.28vOE3#INActive low input for enabling output 3. This pin has an internal 120kohm pull- down.29GNDGNDGround pin.30VDDO1.5PWRPower supply for outputs, nominally 1.5V.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output.33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for enabling outputs	24	DIF2#	001	
26DIF3OUTDifferential true clock output.27DIF3#OUTDifferential complementary clock output.28vOE3#INActive low input for enabling output 3. This pin has an internal 120kohm pull- down.29GNDGNDGround pin.30VDDO1.5PWRPower supply for outputs, nominally 1.5V.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output.33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs	25	vOE2#	IN	
27DIF3#OUTDifferential complementary clock output.28vOE3#INActive low input for enabling output 3. This pin has an internal 120kohm pull- down.29GNDGNDGround pin.30VDD01.5PWRPower supply for outputs, nominally 1.5V.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output.33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs	26			
28vOE3#INActive low input for enabling output 3. This pin has an internal 120kohm pull- down.29GNDGNDGround pin.30VDD01.5PWRPower supply for outputs, nominally 1.5V.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output.33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs				
28VOE3#IN down.29GNDGNDGround pin.30VDDO1.5PWRPower supply for outputs, nominally 1.5V.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output.33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs				
29GNDGNDGround pin.30VDD01.5PWRPower supply for outputs, nominally 1.5V.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output.33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs	28	vOE3#	IN	
30VDDO1.5PWRPower supply for outputs, nominally 1.5V.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output.33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs	29	GND	GND	
31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output.33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs				
32DIF4OUTDifferential true clock output.33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs				
33DIF4#OUTDifferential complementary clock output.34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs				
34vOE4#INActive low input for enabling output 4. This pin has an internal 120kohm pull- down.35DIF5OUTDifferential true clock output.36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs				
34     VOE4#     IN       35     DIF5     OUT       36     DIF5#     OUT       37     vOE5#     IN       38     VDD1.5     PWR       39     VDDIO     PWR   Power supply for differential outputs				
35       DIF5       OUT       Differential true clock output.         36       DIF5#       OUT       Differential complementary clock output.         37       vOE5#       IN       Active low input for enabling output 5. This pin has an internal 120kohm pull- down.         38       VDD1.5       PWR       Power supply, nominally 1.5V         39       VDDIO       PWR       Power supply for differential outputs	34	vOE4#	IN	
36DIF5#OUTDifferential complementary clock output.37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs	35	DIF5	OUT	
37vOE5#INActive low input for enabling output 5. This pin has an internal 120kohm pull- down.38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs				
37     VOE5#     IN       38     VDD1.5     PWR       39     VDDIO     PWR   Power supply for differential outputs				
38         VDD1.5         PWR         Power supply, nominally 1.5V           39         VDDIO         PWR         Power supply for differential outputs	37	vOE5#	IN	
39 VDDIO PWR Power supply for differential outputs	38	VDD1.5	PWR	
I 40 IGND I GND I Ground pin.	40	GND	GND	Ground pin.

# **Pin Descriptions (cont.)**

PIN #	PIN NAME	TYPE	DESCRIPTION
41	DIF6	OUT	Differential true clock output.
42	DIF6#	OUT	Differential complementary clock output.
43	vOE6#	IN	Active low input for enabling output 6. This pin has an internal 120kohm pull- down.
44	DIF7	OUT	Differential true clock output.
45	DIF7#	OUT	Differential complementary clock output.
46	vOE7#	IN	Active low input for enabling output 7. This pin has an internal 120kohm pull- down.
47	VDDIO	PWR	Power supply for differential outputs
48	^CKPWRGD_PD#	IN	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal 120kohm pull-up resistor.
49	EPAD	GND	Connect EPAD to ground.

#### **Test Loads**



#### **Alternate Differential Output Terminations**

Rs	Zo	Units					
33	100	Ohms					
27	85	Onins					

# **Driving LVDS**



#### Driving LVDS inputs

	\ \		
Component	Receiver has termination	Receiver does not have termination	Note
R7a, R7b	10K ohm	140 ohm	
R8a, R8b	5.6K ohm	75 ohm	
Cc	0.1µF	0.1µF	
Vcm	1.2 volts	1.2 volts	

### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9DBU0931. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS	NOTES
Supply Voltage	VDDx	Applies to VDD, VDDA and VDDIO	-0.5		2	V	1,2
Input Voltage	V <sub>IN</sub>		-0.5		V <sub>DD</sub> +0.5	V	1,
Input High Voltage, SMBus	VIHSMB	SMBus clock and data pins			3.3	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD Protection	ESD prot	Human Body Model	2000			V	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>3</sup> Not to exceed 2.0V.

#### **Electrical Characteristics–Clock Input Parameters**

 $TA = T_{AMB}$ , Supply voltages per normal operation conditions; see Test Loads for loading conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Common Mode Voltage - DIF_IN	V <sub>COM</sub>	Common mode input voltage	200		725	mV	1
Input Swing - DIF_IN	V <sub>SWING</sub>	Differential value	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}, V_{IN} = GND$	-5		5	μA	
Input Duty Cycle	d <sub>tin</sub>	Measurement from differential waveform	45	50	55	%	1
Input Jitter - Cycle to Cycle	J <sub>DIFIn</sub>	Differential measurement	0		150	ps	1

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Slew rate measured through +/-75mV window centered around differential zero.

# Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

TA = T<sub>AMB</sub>, Supply voltages per normal operation conditions; see Test Loads for loading conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTE
Supply Voltage	VDDx	Supply voltage for core and analog	1.425	1.5	1.575	V	
Output Supply Voltage	VDDIO	Low voltage supply LP-HCSL outputs	0.95	1.05-1.5	1.575	V	
Ambient Operating	T <sub>AMB</sub>	Commercial range	0	25	70	°C	1
Temperature	' AMB	Industrial range	-40	25	85	°C	1
Input High Voltage	V <sub>IH</sub>	Single-ended inputs, except SMBus	$0.75 V_{DD}$		$V_{DD} + 0.3$	V	
Input Mid Voltage	VIM	Single-ended tri-level inputs ('_tri' suffix)	$0.4 V_{DD}$		0.6 V <sub>DD</sub>	V	
Input Low Voltage	V <sub>IL</sub>	Single-ended inputs, except SMBus	-0.3		$0.25 V_{DD}$	V	
	I <sub>IN</sub>	Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$	-5		5	μA	
land Ourset		Single-ended inputs					
Input Current	I <sub>INP</sub>	V <sub>IN</sub> = 0 V; inputs with internal pull-up resistors	-200		200	μA	
		V <sub>IN</sub> = VDD; inputs with internal pull-down resistors					
Input Frequency	F <sub>in</sub>		1		167	MHz	2
Pin Inductance	L <sub>pin</sub>				7	nH	1
	C <sub>IN</sub>	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C <sub>INDIF_IN</sub>	DIF_IN differential clock inputs	1.5		2.7	pF	1,5
	C <sub>OUT</sub>	Output pin capacitance			6	pF	1
		From V <sub>DD</sub> Power-Up and after input clock					
Clk Stabilization	T <sub>STAB</sub>	stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation	4	Allowable Frequency for PCIe Applications	30		22	kHz	
Frequency PCIe	† <sub>MODINPCIe</sub>	(Triangular modulation)	30		33	КПZ	
Input SS Modulation	f <sub>MODIN</sub>	Allowable Frequency for non-PCIe Applications	0		66	kHz	
Frequency non-PCIe	MODIN	(Triangular modulation)					
OE# Latency	t <sub>LATOE#</sub>	DIF start after OE# assertion	1		3	clocks	1,3
,	-LATOL#	DIF stop after OE# deassertion			_		,-
Tdrive_PD#	t <sub>DRVPD</sub>	DIF output enable after			300	μs	1,3
Ttall		PD# de-assertion			E		2
Tfall	t <sub>F</sub>	Fall time of single-ended control inputs			5	ns	_
Trise	t <sub>R</sub>	Rise time of single-ended control inputs			5	ns	2
SMBus Input Low Voltage	VILSMB				0.6	V	
SMBus Input High Voltage	VIHSMB	$V_{DDSMB}$ = 3.3V, see note 4 for $V_{DDSMB}$ < 3.3V	2.1		3.3	V	4
SMBus Output Low Voltage	VOLSMB	at I <sub>PULLUP</sub>			0.4	V	
SMBus Sink Current	IPULLUP	at V <sub>OL</sub>	4			mA	
Nominal Bus Voltage	V <sub>DDSMB</sub>	Bus Voltage	1.425		3.3	V	
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15V) to (Min VIH + 0.15V)			1000	ns	1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15V) to (Max VIL - 0.15V)			300	ns	1
SMBus Operating Frequency	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency			400	kHz	6

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Control input must be monotonic from 20% to 80% of input swing.

 $^{3}$  Time from deassertion until outputs are > 200 mV.

 $^{4}$  For V<sub>DDSMB</sub> < 3.3V, V<sub>IHSMB</sub> > = 0.8xV<sub>DDSMB</sub>

<sup>5</sup> DIF\_IN input.

<sup>6</sup> The differential input clock must be running for the SMBus to be active.

### **Electrical Characteristics–DIF Low-Power HCSL Outputs**

	I						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1.4	2.3	3.5	V/ns	1,2,3
Siew fale	dV/dt	Scope averaging on, slow setting	0.9	1.5	2.5	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching, scope averaging on		9.3	20	%	1,2,4
Voltage High	V <sub>HIGH</sub>	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	630	750	850	mV	7
Voltage Low	V <sub>LOW</sub>	averaging on)	-150	26	150	— mV	7
Max Voltage	Vmax	Measurement on single ended signal using		763	1150		7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	22		mV	7
Vswing	Vswing	Scope averaging off	300	1448		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	390	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		11	140	mV	1,6

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured from differential waveform.

<sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

<sup>7</sup> At default SMBus settings.

### **Electrical Characteristics–Current Consumption**

 $TA = T_{AMB}$ , Supply voltages per normal operation conditions; see Test Loads for loading conditions

		-					
PARAMETER	SYMBOL	ABOL CONDITIONS		TYP	MAX	UNITS	NOTES
Operating Supply Current	I <sub>DDA</sub>	VDDO1.5+VDDR, PLL Mode, at 100MHz		2.2	3	mA	
	I <sub>DD</sub>	VDDx, All outputs active at 100MHz		4	6	mA	
	I <sub>DDIO</sub>	VDDIO, All outputs active at 100MHz		35	40	mA	
Powerdown Current	I <sub>DDAPD</sub>	VDDO1.5+VDDR, CKPWRGD_PD#=0		0.4	1	mA	2
	I <sub>DDPD</sub>	VDDx, CKPWRGD_PD#=0		0.2	0.6	mA	2
	I <sub>DDIOPD</sub>	VDDIO, CKPWRGD_PD#=0		0.0004	0.1	mA	2

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Input clock stopped.

### Electrical Characteristics–Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T<sub>AMB</sub>, Supply voltages per normal operation conditions; see Test Loads for loading conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle Distortion	t <sub>DCD</sub>	Measured differentially, at 100MHz	-1	-0.2	0.5	%	1,3
Skew, Input to Output	t <sub>pdBYP</sub>	V <sub>T</sub> = 50%	2400	2862	3700	ps	1
Skew, Output to Output	t <sub>sk3</sub>	V <sub>T</sub> = 50%		30	60	ps	1,4
Jitter, Cycle to Cycle	t <sub>jcyc-cyc</sub>	Additive Jitter		0.1	5	ps	1,2

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured from differential waveform.

<sup>3</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock.

<sup>4</sup> All outputs at default slew rate.

#### **Electrical Characteristics–Phase Jitter Parameters**

TA = T<sub>AMB</sub>, Supply voltages per normal operation conditions; see Test Loads for loading conditions

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
	t <sub>jphPCleG1</sub>	PCIe Gen 1		0.1	5	N/A	ps (p-p)	1,2,3,5
	+	PCIe Gen 2 Low Band 10kHz < f < 1.5MHz		0.1	0.4	N/A	ps (rms)	1,2,3,4, 5
	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.1	0.7	N/A	ps (rms)	1,2,3,4
Additive Phase Jitter	t <sub>jphPCleG3</sub>	PCIe Gen 3 (2-4MHz or 2-5MHz, CDR = 10MHz)		0.1	0.3	N/A	ps (rms)	1,2,3,4
	t <sub>jphSGMIIM0</sub>	125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		200	250	N/A	fs (rms)	1,6
	t <sub>jphSGMIIM1</sub>	125MHz, 12kHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		313	350	N/A	fs (rms)	1,6

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> See http://www.pcisig.com for complete specs.

<sup>3</sup> Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>4</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)<sup>2</sup> - (input jitter)<sup>2</sup>].

<sup>5</sup> Driven by 9FGV0831 or equivalent.

<sup>6</sup> Rohde & Schwarz SMA100.

### Additive Phase Jitter Plot: 125M (12kHz to 20MHz)



### **General SMBus Serial Interface Information**

#### How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) sends the byte count = X
- IDT clock will **acknowledge**
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

	Index Bl	ock \	Write Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnin	g Byte N		
			ACK
0		$\times$	
0		X Byte	0
0		Ö	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is Latched on SADR pin.

#### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block F	Read O	peration
Cor	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address	_	
WR	WRite		
			ACK
Begi	nning Byte = N	-	
		-	ACK
RT	Repeat starT	-	
SI	ave Address		
RD	ReaD		
			ACK
		_	
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK	_	
		ę	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

Byte 0	Name	Control Function	Туре	0	1	Default
Bit 7	DIF OE7	Output Enable	RW	Low/Low	Enabled	1
Bit 6	DIF OE6	Output Enable	RW	Low/Low	Enabled	1
Bit 5	DIF OE5	Output Enable	RW	Low/Low	Enabled	1
Bit 4	DIF OE4	Output Enable	RW	Low/Low	Enabled	1
Bit 3	DIF OE3	Output Enable	RW	Low/Low	Enabled	1
Bit 2	DIF OE2	Output Enable	RW	Low/Low	Enabled	1
Bit 1	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1

#### SMBus Table: Output Enable Register <sup>1</sup>

1. A low on these bits will override the OE# pin and force the differential output Low/Low

#### SMBus Table: Output Enable and Output Amplitude Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved					
Bit 6	Reserved					
Bit 5	DIF OE8	Output Enable	RW	Low/Low	Enabled	1
Bit 4	Reserved					
Bit 3	Reserved					1
Bit 2		Reserved				
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.55V	01= 0.65V	1
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10 = 0.7V	11 = 0.8V	0

1. A low on the DIF OE bit will override the OE# pin and force the differential output Low/Low

#### SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	SLEWRATESEL DIF7	Adjust Slew Rate of DIF7	RW	Slow Setting	Fast Setting	1
Bit 6	SLEWRATESEL DIF6	Adjust Slew Rate of DIF6	RW	Slow Setting	Fast Setting	1
Bit 5	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow Setting	Fast Setting	1
Bit 4	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow Setting	Fast Setting	1
Bit 3	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow Setting	Fast Setting	1
Bit 2	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow Setting	Fast Setting	1
Bit 1	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow Setting	Fast Setting	1
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow Setting	Fast Setting	1

Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

#### SMBus Table: DIF Slew Rate Control Register

Byte 3	Name	Control Function	Туре	0	1	Default		
Bit 7		Reserved				1		
Bit 6		Reserved				1		
Bit 5	Reserved							
Bit 4	Reserved							
Bit 3	Reserved					0		
Bit 2	Reserved							
Bit 1	Reserved					1		
Bit 0	SLEWRATESEL DIF8	Adjust Slew Rate of DIF8	RW	Slow Setting	Fast Setting	1		

#### Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

#### Byte 4 is Reserved and reads back 'hFF

#### SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R		0	
Bit 6	RID2	Revision ID	R	A rev = 0000		0
Bit 5	RID1	Revision	R	Alev	0	
Bit 4	RID0		R			0
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001		0
Bit 1	VID1	VENDOR ID	R	0001 = IDT		0
Bit 0	VID0		R			1

#### SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx, 01 = DBx,		1
Bit 6	Device Type0	Device Туре	R	10 = DMx, 11=	= DBx w/oPLL	1
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			
Bit 3	Device ID3	Device ID	R	001001 bina	ny or 00 bey	1
Bit 2	Device ID2	Device ID	R	001001 011a	IY OF US HEX	0
Bit 1	Device ID1		R			0
Bit 0	Device ID0		R			1

#### SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default	
Bit 7	Reserved						
Bit 6	Reserved						
Bit 5	Reserved						
Bit 4	BC4		RW			0	
Bit 3	BC3		RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	

### **Marking Diagrams**



Notes:

- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.

#### **Thermal Characteristics**

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
Thermal Resistance	θ <sub>JC</sub>	Junction to Case	NDG48	33	°C/W	1
	$\theta_{Jb}$	Junction to Base		2.1	°C/W	1
	θ <sub>JΑ0θ</sub>	Junction to Air, still air		37	°C/W	1
	$\theta_{JA1}$	Junction to Air, 1 m/s air flow		30	°C/W	1
	$\theta_{JA3}$	Junction to Air, 3 m/s air flow		27	°C/W	1
	$\theta_{JA5}$	Junction to Air, 5 m/s air flow	26		°C/W	1

<sup>1</sup>ePad soldered to board

### Package Outline and Dimensions (NDG48)



# () IDT

### Package Outline and Dimensions (NDG48), cont.



## **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
9DBU0931AKLF	Trays	48-pin VFQFPN	0 to +70° C
9DBU0931AKLFT	Tape and Reel	48-pin VFQFPN	0 to +70° C
9DBU0931AKILF	Trays	48-pin VFQFPN	-40 to +85° C
9DBU0931AKILFT	Tape and Reel	48-pin VFQFPN	-40 to +85° C

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. "A" is the device revision designator (will not correlate with the datasheet revision).

### **Revision History**

Rev.	Initiator	Issue Date	Description	Page #
Α	RDW	7/16/2014	1. Updated electrical tables with final parameters.	
В	RDW	9/19/2014	Updated SMBus Input High/Low parameters conditions, MAX values, and footnotes.	
С	RDW	4/22/2015	<ol> <li>Updated pin out and pin descriptions to show ePad on package connected to ground.</li> <li>Minor updates to front page text for family consistency.</li> <li>Updated Clock Input Parameters table to be consistent with PCIe Vswing parameter.</li> </ol>	1-5
D	RDW	2/16/2017	1. Updated pins 30 and 29 from VDDA1.5 and GNDA to VDDO1.5 and GND to clearly indicate that this part has no PLL.	
E	RDW	3/9/2017	<ol> <li>Removed "Bypass Mode" reference in "Output Duty Cycle" and "Phase Jitter Parameters" tables; update note 3 under Output Duty Cycle table.</li> <li>Corrected spelling errors/typos.</li> <li>Change VDDA to VDDO1.5 in Current Consumption table.</li> <li>Update Additive Phase Jitter conditions for PCIe Gen3.</li> </ol>	



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.idt.com Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.idt.com/go/sales Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.