

# NCP5106A, NCP5106B

## High Voltage, High and Low Side Driver

The NCP5106 is a high voltage gate driver IC providing two outputs for direct drive of 2 N-channel power MOSFETs or IGBTs arranged in a half-bridge configuration version B or any other high-side + low-side configuration version A.

It uses the bootstrap technique to ensure a proper drive of the high-side power switch. The driver works with 2 independent inputs.

### Features

- High Voltage Range: Up to 600 V
- $dV/dt$  Immunity  $\pm 50$  V/nsec
- Negative Current Injection Characterized Over the Temperature Range
- Gate Drive Supply Range from 10 V to 20 V
- High and Low Drive Outputs
- Output Source / Sink Current Capability 250 mA / 500 mA
- 3.3 V and 5 V Input Logic Compatible
- Up to  $V_{CC}$  Swing on Input Pins
- Extended Allowable Negative Bridge Pin Voltage Swing to  $-10$  V for Signal Propagation
- Matched Propagation Delays Between Both Channels
- Outputs in Phase with the Inputs
- Independent Logic Inputs to Accommodate All Topologies (Version A)
- Cross Conduction Protection with 100 ns Internal Fixed Dead Time (Version B)
- Under  $V_{CC}$  LockOut (UVLO) for Both Channels
- Pin-to-Pin Compatible with Industry Standards
- These are Pb-Free Devices


### Typical Applications

- Half-Bridge Power Converters
- Any Complementary Drive Converters (Asymmetrical Half-Bridge, Active Clamp) (A Version Only).
- Full-Bridge Converters





**ON Semiconductor®**

<http://onsemi.com>




### MARKING DIAGRAMS



NCP5106 = Specific Device Code  
x = A or B version  
A = Assembly Location  
L or WL = Wafer Lot  
Y or YY = Year  
W or WW = Work Week  
G or ■ = Pb-Free Package

### PINOUT INFORMATION




8 Pin Package

### ORDERING INFORMATION


| Device       | Package          | Shipping†          |
|--------------|------------------|--------------------|
| NCP5106APG   | PDIP-8 (Pb-Free) | 50 Units / Rail    |
| NCP5106ADR2G | SOIC-8 (Pb-Free) | 2500 / Tape & Reel |
| NCP5106BPG   | PDIP-8 (Pb-Free) | 50 Units / Rail    |
| NCP5106BDR2G | SOIC-8 (Pb-Free) | 2500 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NCP5106A, NCP5106B




**Figure 1. Typical Application Resonant Converter (LLC type)**




**Figure 2. Typical Application Half Bridge Converter**

## NCP5106A, NCP5106B



**Figure 3. Detailed Block Diagram: Version A**



**Figure 4. Detailed Block Diagram: Version B**

### PIN DESCRIPTION

| Pin Name | Description                                          |
|----------|------------------------------------------------------|
| IN_HI    | Logic Input for High Side Driver Output in Phase     |
| IN_LO    | Logic Input for Low Side Driver Output in Phase      |
| GND      | Ground                                               |
| DRV_LO   | Low Side Gate Drive Output                           |
| VCC      | Low Side and Main Power Supply                       |
| VBOOT    | Bootstrap Power Supply                               |
| DRV_HI   | High Side Gate Drive Output                          |
| BRIDGE   | Bootstrap Return or High Side Floating Supply Return |

# NCP5106A, NCP5106B

## MAXIMUM RATINGS

| Rating                | Symbol                                                                                                                                                                                                        | Value                                     | Unit    |
|-----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|---------|
| $V_{CC}$              | Main power supply voltage                                                                                                                                                                                     | -0.3 to 20                                | V       |
| $V_{CC\_transient}$   | Main transient power supply voltage:<br>$I_{V_{CC\_max}} = 5 \text{ mA}$ during 10 ms                                                                                                                         | 23                                        | V       |
| $V_{BRIDGE}$          | VHV: High Voltage BRIDGE pin                                                                                                                                                                                  | -1 to 600                                 | V       |
| $V_{BRIDGE}$          | Allowable Negative Bridge Pin Voltage for IN_LO Signal Propagation to DRV_LO<br>(see characterization curves for detailed results)                                                                            | -10                                       | V       |
| $V_{BOOT-V_{BRIDGE}}$ | VHV: Floating supply voltage                                                                                                                                                                                  | -0.3 to 20                                | V       |
| $V_{DRV\_HI}$         | VHV: High side output voltage                                                                                                                                                                                 | $V_{BRIDGE} - 0.3$ to<br>$V_{BOOT} + 0.3$ | V       |
| $V_{DRV\_LO}$         | Low side output voltage                                                                                                                                                                                       | -0.3 to $V_{CC} + 0.3$                    | V       |
| $dV_{BRIDGE}/dt$      | Allowable output slew rate                                                                                                                                                                                    | 50                                        | V/ns    |
| $V_{IN\_XX}$          | Inputs IN_HI, IN_LO                                                                                                                                                                                           | -1.0 to $V_{CC} + 0.3$                    | V       |
|                       | ESD Capability:<br>- HBM model (all pins except pins 6-7-8 in 8 pins package or 11-12-13 in 14 pins package)<br>- Machine model (all pins except pins 6-7-8 in 8 pins package or 11-12-13 in 14 pins package) | 2<br>200                                  | kV<br>V |
|                       | Latch up capability per JEDEC JESD78                                                                                                                                                                          |                                           |         |
| $R_{\theta JA}$       | Power dissipation and Thermal characteristics<br>PDIP-8: Thermal Resistance, Junction-to-Air<br>SO-8: Thermal Resistance, Junction-to-Air                                                                     | 100<br>178                                | °C/W    |
| $T_{ST}$              | Storage Temperature Range                                                                                                                                                                                     | -55 to +150                               | °C      |
| $T_{J\_max}$          | Maximum Operating Junction Temperature                                                                                                                                                                        | +150                                      | °C      |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# NCP5106A, NCP5106B

**ELECTRICAL CHARACTERISTIC** ( $V_{CC} = V_{boot} = 15\text{ V}$ ,  $V_{GND} = V_{bridge}$ ,  $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$ , Outputs loaded with 1 nF)

| Rating | Symbol | $T_J -40^{\circ}\text{C to } 125^{\circ}\text{C}$ |     |     | Units |
|--------|--------|---------------------------------------------------|-----|-----|-------|
|        |        | Min                                               | Typ | Max |       |

## OUTPUT SECTION

|                                                                                                            |                 |   |     |     |          |
|------------------------------------------------------------------------------------------------------------|-----------------|---|-----|-----|----------|
| Output high short circuit pulsed current $V_{DRV} = 0\text{ V}$ , $PW \leq 10\text{ }\mu\text{s}$ (Note 1) | $I_{DRVsource}$ | – | 250 | –   | mA       |
| Output low short circuit pulsed current $V_{DRV} = V_{CC}$ , $PW \leq 10\text{ }\mu\text{s}$ (Note 1)      | $I_{DRVsink}$   | – | 500 | –   | mA       |
| Output resistor (Typical value @ $25^{\circ}\text{C}$ ) Source                                             | $R_{OH}$        | – | 30  | 60  | $\Omega$ |
| Output resistor (Typical value @ $25^{\circ}\text{C}$ ) Sink                                               | $R_{OL}$        | – | 10  | 20  | $\Omega$ |
| High level output voltage, $V_{BIAS} - V_{DRV\_XX}$ @ $I_{DRV\_XX} = 20\text{ mA}$                         | $V_{DRV\_H}$    | – | 0.7 | 1.6 | V        |
| Low level output voltage $V_{DRV\_XX}$ @ $I_{DRV\_XX} = 20\text{ mA}$                                      | $V_{DRV\_L}$    | – | 0.2 | 0.6 | V        |

## DYNAMIC OUTPUT SECTION

|                                                                                                   |            |    |     |     |    |
|---------------------------------------------------------------------------------------------------|------------|----|-----|-----|----|
| Turn-on propagation delay ( $V_{bridge} = 0\text{ V}$ )                                           | $t_{ON}$   | –  | 100 | 170 | ns |
| Turn-off propagation delay ( $V_{bridge} = 0\text{ V}$ or $50\text{ V}$ ) (Note 2)                | $t_{OFF}$  | –  | 100 | 170 | ns |
| Output voltage rise time (from 10% to 90% @ $V_{CC} = 15\text{ V}$ ) with 1 nF load               | $t_r$      | –  | 85  | 160 | ns |
| Output voltage fall time (from 90% to 10% @ $V_{CC} = 15\text{ V}$ ) with 1 nF load               | $t_f$      | –  | 35  | 75  | ns |
| Propagation delay matching between the High side and the Low side @ $25^{\circ}\text{C}$ (Note 3) | $\Delta t$ | –  | 20  | 35  | ns |
| Internal fixed dead time (only valid for B version) (Note 4)                                      | $DT$       | 65 | 100 | 190 | ns |
| Minimum input width that changes the output                                                       | $t_{PW1}$  | –  | –   | 50  | ns |
| Maximum input width that does not change the output                                               | $t_{PW2}$  | 20 | –   | –   | ns |

## INPUT SECTION


|                                                                                 |           |     |     |     |               |
|---------------------------------------------------------------------------------|-----------|-----|-----|-----|---------------|
| Low level input voltage threshold                                               | $V_{IN}$  | –   | –   | 0.8 | V             |
| Input pull-down resistor ( $V_{IN} < 0.5\text{ V}$ )                            | $R_{IN}$  | –   | 200 | –   | k $\Omega$    |
| High level input voltage threshold                                              | $V_{IN}$  | 2.3 | –   | –   | V             |
| Logic “1” input bias current @ $V_{IN\_XX} = 5\text{ V}$ @ $25^{\circ}\text{C}$ | $I_{IN+}$ | –   | 5   | 25  | $\mu\text{A}$ |
| Logic “0” input bias current @ $V_{IN\_XX} = 0\text{ V}$ @ $25^{\circ}\text{C}$ | $I_{IN-}$ | –   | –   | 2.0 | $\mu\text{A}$ |

## SUPPLY SECTION


|                                                                                                                    |                    |     |     |     |               |
|--------------------------------------------------------------------------------------------------------------------|--------------------|-----|-----|-----|---------------|
| $V_{CC}$ UV Start-up voltage threshold                                                                             | $V_{CC\_stup}$     | 8.0 | 8.9 | 9.9 | V             |
| $V_{CC}$ UV Shut-down voltage threshold                                                                            | $V_{CC\_shtdwn}$   | 7.3 | 8.2 | 9.1 | V             |
| Hysteresis on $V_{CC}$                                                                                             | $V_{CC\_hyst}$     | 0.3 | 0.7 | –   | V             |
| Vboot Start-up voltage threshold reference to bridge pin ( $V_{boot\_stup} = V_{boot} - V_{bridge}$ )              | $V_{boot\_stup}$   | 8.0 | 8.9 | 9.9 | V             |
| Vboot UV Shut-down voltage threshold                                                                               | $V_{boot\_shtdwn}$ | 7.3 | 8.2 | 9.1 | V             |
| Hysteresis on Vboot                                                                                                | $V_{boot\_shtdwn}$ | 0.3 | 0.7 | –   | V             |
| Leakage current on high voltage pins to GND ( $V_{BOOT} = V_{BRIDGE} = DRV\_HI = 600\text{ V}$ )                   | $I_{HV\_LEAK}$     | –   | 5   | 40  | $\mu\text{A}$ |
| Consumption in active mode ( $V_{CC} = V_{boot}$ , $f_{sw} = 100\text{ kHz}$ and 1 nF load on both driver outputs) | $ICC1$             | –   | 4   | 5   | mA            |
| Consumption in inhibition mode ( $V_{CC} = V_{boot}$ )                                                             | $ICC2$             | –   | 250 | 400 | $\mu\text{A}$ |
| $V_{CC}$ current consumption in inhibition mode                                                                    | $ICC3$             | –   | 200 | –   | $\mu\text{A}$ |
| Vboot current consumption in inhibition mode                                                                       | $ICC4$             | –   | 50  | –   | $\mu\text{A}$ |

1. Parameter guaranteed by design.
2. Turn-off propagation delay @  $V_{bridge} = 600\text{ V}$  is guaranteed by design.
3. See characterization curve for  $\Delta t$  parameters variation on the full range temperature.
4. Version B integrates a dead time in order to prevent any cross conduction between  $DRV\_HI$  and  $DRV\_LO$ . See timing diagram of Figure 10.
5. Timing diagram definition see: Figure 7, Figure 8 and Figure 9.


## NCP5106A, NCP5106B



**Figure 5. Input/Output Timing Diagram (A Version)**




**Figure 6. Input/Output Timing Diagram (B Version)**




**Figure 7. Propagation Delay and Rise / Fall Time Definition**

# NCP5106A, NCP5106B




**Figure 8. Matching Propagation Delay (A Version)**



**Figure 9. Matching Propagation Delay (B Version)**

## NCP5106A, NCP5106B



**Figure 10. Input/Output Cross Conduction Output Protection Timing Diagram (B Version)**



CHARACTERIZATION CURVES




Figure 11. Turn ON Propagation Delay vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 12. Turn ON Propagation Delay vs. Temperature




Figure 13. Turn OFF Propagation Delay vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 14. Turn OFF Propagation Delay vs. Temperature




Figure 15. High Side Turn ON Propagation Delay vs.  $V_{BRIDGE}$  Voltage




Figure 16. High Side Turn OFF Propagation Delay vs.  $V_{BRIDGE}$  Voltage

CHARACTERIZATION CURVES




Figure 17. Turn ON Risetime vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 18. Turn ON Risetime vs. Temperature




Figure 19. Turn OFF Falltime vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 20. Turn OFF Falltime vs. Temperature




Figure 21. Propagation Delay Matching Between High Side and Low Side Driver vs. Temperature




Figure 22. Dead Time vs. Temperature

CHARACTERIZATION CURVES




Figure 23. Low Level Input Voltage Threshold vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 24. Low Level Input Voltage Threshold vs. Temperature




Figure 25. High Level Input Voltage Threshold vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 26. High Level Input Voltage Threshold vs. Temperature




Figure 27. Logic "0" Input Current vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 28. Logic "0" Input Current vs. Temperature

CHARACTERIZATION CURVES




Figure 29. Logic "1" Input Current vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 30. Logic "1" Input Current vs. Temperature




Figure 31. Low Level Output Voltage vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 32. Low Level Output Voltage vs. Temperature




Figure 33. High Level Output Voltage vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 34. High Level Output Voltage vs. Temperature

CHARACTERIZATION CURVES




Figure 35. Output Source Current vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 36. Output Source Current vs. Temperature




Figure 37. Output Sink Current vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 38. Output Sink Current vs. Temperature




Figure 39. Leakage Current on High Voltage Pins (600 V) to Ground vs.  $V_{BRIDGE}$  Voltage ( $V_{BRIDGE} = V_{BOOT} = V_{DRV\_HI}$ )




Figure 40. Leakage Current on High Voltage Pins (600 V) to Ground vs. Temperature ( $V_{BRIDGE} = V_{BOOT} = V_{DRV\_HI} = 600\text{ V}$ )

CHARACTERIZATION CURVES




Figure 41.  $V_{BOOT}$  Supply Current vs. Bootstrap Supply Voltage




Figure 42.  $V_{BOOT}$  Supply Current vs. Temperature




Figure 43.  $V_{CC}$  Supply Current vs.  $V_{CC}$  Supply Voltage




Figure 44.  $V_{CC}$  Supply Current vs. Temperature




Figure 45. UVLO Startup Voltage vs. Temperature






Figure 46. UVLO Shutdown Voltage vs. Temperature

# NCP5106A, NCP5106B


## CHARACTERIZATION CURVES




**Figure 47.  $I_{CC1}$  Consumption vs. Switching Frequency with 15 nC Load on Each Driver @  $V_{CC} = 15\text{ V}$**




**Figure 48.  $I_{CC1}$  Consumption vs. Switching Frequency with 33 nC Load on Each Driver @  $V_{CC} = 15\text{ V}$**




**Figure 49.  $I_{CC1}$  Consumption vs. Switching Frequency with 50 nC Load on Each Driver @  $V_{CC} = 15\text{ V}$**



**Figure 50.  $I_{CC1}$  Consumption vs. Switching Frequency with 100 nC Load on Each Driver @  $V_{CC} = 15\text{ V}$**



**Figure 51. NCP5106A, Negative Voltage Safe Operating Area on the Bridge Pin**



**Figure 52. NCP5106B, Negative Voltage Safe Operating Area on the Bridge Pin**

## APPLICATION INFORMATION

**Negative Voltage Safe Operating Area**

When the driver is used in a half bridge configuration, it is possible to see negative voltage appearing on the bridge pin (pin 6) during the power MOSFETs transitions. When the high-side MOSFET is switched off, the body diode of the low-side MOSFET starts to conduct. The negative voltage applied to the bridge pin thus corresponds to the forward voltage of the body diode. However, as pcb copper tracks and wire bonding introduce stray elements (inductance and capacitor), the maximum negative voltage of the bridge pin will combine the forward voltage and the oscillations created by the parasitic elements. As any CMOS device, the deep negative voltage of a selected pin can inject carriers into the substrate, leading to an erratic behavior of the concerned component. ON Semiconductor provides characterization data of its half-bridge driver to show the maximum negative voltage the driver can safely operate with. To prevent the negative injection, it is the designer duty to verify that the amount of negative voltage pertinent to his/her application does not exceed the characterization curve we provide, including some safety margin.

In order to estimate the maximum negative voltage accepted by the driver, this parameter has been characterized over full the temperature range of the component. A test fixture has been developed in which we purposely negatively bias the bridge pin during the freewheel period of a buck converter. When the upper gate voltage shows signs of an erratic behavior, we consider the limit has been reached.


Figure 51 (or 52), illustrates the negative voltage safe operating area. Its interpretation is as follows: assume a negative 10 V pulse featuring a 100 ns width is applied on the bridge pin, the driver will work correctly over the whole die temperature range. Should the pulse swing to -20 V, keeping the same width of 100 ns, the driver will not work properly or will be damaged for temperatures below 125°C.

**Summary:**

- If the negative pulse characteristic (negative voltage level & pulse width) is above the curves the driver runs in safe operating area.
- If the negative pulse characteristic (negative voltage level & pulse width) is below one or all curves the driver will NOT run in safe operating area.

Note, each curve of the Figure 51 (or 52) represents the negative voltage and width level where the driver starts to fail at the corresponding die temperature.

If in the application the bridge pin is too close of the safe operating limit, it is possible to limit the negative voltage to the bridge pin by inserting one resistor and one diode as follows:



**Figure 53. R1 and D1 Improves the Robustness of the Driver**


R1 and D1 should be placed as close as possible of the driver. D1 should be connected directly between the bridge pin (pin 6) and the ground pin (pin 4). By this way the negative voltage applied to the bridge pin will be limited by D1 and R1 and will prevent any wrong behavior.



# NCP5106A, NCP5106B

## PACKAGE DIMENSIONS

### SOIC-8 NB CASE 751-07 ISSUE AJ




#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.80        | 5.00 | 0.189     | 0.197 |
| B   | 3.80        | 4.00 | 0.150     | 0.157 |
| C   | 1.35        | 1.75 | 0.053     | 0.069 |
| D   | 0.33        | 0.51 | 0.013     | 0.020 |
| G   | 1.27 BSC    |      | 0.050 BSC |       |
| H   | 0.10        | 0.25 | 0.004     | 0.010 |
| J   | 0.19        | 0.25 | 0.007     | 0.010 |
| K   | 0.40        | 1.27 | 0.016     | 0.050 |
| M   | 0°          | 8°   | 0°        | 8°    |
| N   | 0.25        | 0.50 | 0.010     | 0.020 |
| S   | 5.80        | 6.20 | 0.228     | 0.244 |

### SOLDERING FOOTPRINT\*




SCALE 6:1  $\left(\frac{\text{mm}}{\text{inches}}\right)$

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# NCP5106A, NCP5106B

## PACKAGE DIMENSIONS

8 LEAD PDIP  
CASE 626-05  
ISSUE L



### NOTES:

1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | 9.40        | 10.16 | 0.370     | 0.400 |
| B   | 6.10        | 6.60  | 0.240     | 0.260 |
| C   | 3.94        | 4.45  | 0.155     | 0.175 |
| D   | 0.38        | 0.51  | 0.015     | 0.020 |
| F   | 1.02        | 1.78  | 0.040     | 0.070 |
| G   | 2.54 BSC    |       | 0.100 BSC |       |
| H   | 0.76        | 1.27  | 0.030     | 0.050 |
| J   | 0.20        | 0.30  | 0.008     | 0.012 |
| K   | 2.92        | 3.43  | 0.115     | 0.135 |
| L   | 7.62 BSC    |       | 0.300 BSC |       |
| M   | ---         | 10°   | ---       | 10°   |
| N   | 0.76        | 1.01  | 0.030     | 0.040 |

The product described herein is covered by U.S. patents: 6,097,075; 7,176,723; 6,362,067. There may be some other patents pending.

**ON Semiconductor** and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.