

### WCT1111DS

#### Features

- Compliant with the latest version Wireless Power Consortium (WPC) power class 0 specification power transmitter design
- Supports wide transmitter DC input voltage ranging from 4.2 V, typically 12 V and 19 V
- Integrated digital demodulation
- Supports two-way communication, transmitter to receiver by FSK and receiver to transmitter by ASK
- Supports all types of receiver modulation strategies (AC capacitor, AC resistor and DC resistor)
- Supports Q factor detection and calibrated power loss based Foreign Object Detection (FOD) framework
- Supports low standby power
- Supports various power control techniques: operation frequency control, duty cycle control, phase difference control and topology switch
- LED for system status indication
- Over-voltage/current/temperature protection
- Supports CAN/IIC/SCI/SPI interfaces
- Software-based solution to provide maximum design freedom and product differentiation
- FreeMASTER GUI tool to enable configuration, calibration and debugging

#### Applications

- Extended Power Profile Power Transmitter  
Extended power profile consumer power transmitter solution with operation frequency and duty cycle control, phase difference control, and topology switch (WPC MP-Ax types, MP-Bx types or customer properties)


#### Overview Description

The WCT1111 is a wireless power transmitter controller that integrates all required functions for WPC “Qi” compliant wireless power transmitter design. It is an intelligent device that works with the NXP touch sensing technology or uses periodically analog PING to detect a mobile device for charging while gaining super low standby power. Once the mobile device is detected, the WCT1111 controls the power transfer by adjusting the operation frequency and duty cycle, or switching topology, or adjusting the phase difference of the power stage according to message packets sent by the mobile device.

To maximize the design freedom and product differentiation, the WCT1111 supports the extended power profile consumer power transmitter design (WPC MP-Ax types, MP-Bx types or customization) using operation frequency and duty cycle control, phase difference control and topology switch by software based solution, which can support wireless charging with both extended power profile power receiver and baseline power profile power receiver. In addition, the easy-to-use FreeMASTER GUI tool has configuration, calibration and debugging functions to provide the user-friendly design experience and reduce time-to-market.

The WCT1111 includes a digital demodulation module to reduce the external components, an FSK modulation module to support two-way communication, a protection module to handle the over-voltage/current/temperature protection, an FOD module to protect from overheating by misplaced metallic foreign objects, and general CAN/IIC/SCI/SPI interfaces for external communications. It also handles any abnormal condition and operational status and provides comprehensive indicator outputs for robust system design.

#### Wireless Charging System Functional Diagram



## Contents

<b>1</b>	<b>Absolute Maximum Ratings .....</b>	<b>4</b>
1.1	Electrical operating ratings.....	4
1.2	Thermal handling ratings .....	5
1.3	ESD handling ratings .....	5
1.4	Moisture handling ratings .....	5
<b>2</b>	<b>Electrical Characteristics .....</b>	<b>6</b>
2.1	General characteristics.....	6
2.2	Device characteristics.....	8
2.3	Thermal operating characteristics .....	18
<b>3</b>	<b>Typical Performance Characteristics .....</b>	<b>19</b>
3.1	System efficiency .....	19
3.2	Standby power .....	19
3.3	Digital demodulation .....	19
3.4	Two-way communication .....	19
3.5	Foreign object detection .....	19
<b>4</b>	<b>Device Information .....</b>	<b>20</b>
4.1	Functional block diagram .....	20
4.2	Product features overview .....	20
4.3	Pinout diagram .....	22
4.4	Pin function description .....	22
4.5	Ordering information .....	32

---

4.6	Package outline drawing .....	32
5	Software Library .....	33
5.1	Memory map .....	33
5.2	Software library and API description .....	33
6	Design Considerations .....	34
6.1	Electrical design considerations .....	34
6.2	PCB layout considerations.....	35
6.3	Thermal design considerations.....	35
7	Links .....	37
8	Revision History .....	37

# 1 Absolute Maximum Ratings

## 1.1 Electrical operating ratings

**Table 1. Absolute maximum electrical ratings ( $V_{SS} = 0\text{ V}$ ,  $V_{SSA} = 0\text{ V}$ )**

Characteristic	Symbol	Notes <sup>1</sup>	Min.	Max.	Unit
Supply Voltage Range	$V_{DD}$		-0.3	4.0	V
Analog Supply Voltage Range	$V_{DDA}$		-0.3	4.0	V
ADC High Voltage Reference	$V_{REFHx}$		-0.3	4.0	V
Voltage difference $V_{DD}$ to $V_{DDA}$	$\Delta V_{DD}$		-0.3	0.3	V
Voltage difference $V_{SS}$ to $V_{SSA}$	$\Delta V_{SS}$		-0.3	0.3	V
Digital Input Voltage Range	$V_{IN}$	Pin Group 1	-0.3	5.5	V
$\overline{\text{RESET}}$ Input Voltage Range	$V_{IN\_RESET}$	Pin Group 2	-0.3	4.0	V
Oscillator Input Voltage Range	$V_{OSC}$	Pin Group 4	-0.4	4.0	V
Analog Input Voltage Range	$V_{INA}$	Pin Group 3	-0.3	4.0	V
Input clamp current, per pin ( $V_{IN} < V_{SS} - 0.3\text{ V}$ ) <sup>2,3</sup>	$I_{IC}$		—	-5.0	mA
Output clamp current, per pin <sup>4</sup>	$V_{OC}$		—	±20.0	mA
Contiguous pin DC injection current—regional limit sum of 16 contiguous pins	$I_{Icont}$		-25	25	mA
Output Voltage Range (normal push-pull mode)	$V_{OUT}$	Pin Group 1,2	-0.3	4.0	V
Output Voltage Range (open drain mode)	$V_{OUTOD}$	Pin Group 1	-0.3	5.5	V
$\overline{\text{RESET}}$ Output Voltage Range	$V_{OUTOD\_RESET}$	Pin Group 2	-0.3	4.0	V
DAC Output Voltage Range	$V_{OUT\_DAC}$	Pin Group 5	-0.3	4.0	V
Ambient Temperature	$T_A$		-40	85	°C
Storage Temperature Range	$T_{STG}$		-55	150	°C

- Default Mode:
  - Pin Group 1: GPIO, TDI, TDO, TMS, TCK
  - Pin Group 2:  $\overline{\text{RESET}}$
  - Pin Group 3: ADC and Comparator Analog Inputs
  - Pin Group 4: XTAL, EXTAL
  - Pin Group 5: DAC analog output
- Continuous clamp current.
- All 5 volt tolerant digital I/O pins are internally clamped to  $V_{SS}$  through an ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  greater than  $V_{DIO\_MIN}$  ( $= V_{SS} - 0.3\text{ V}$ ) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed, then a current limiting resistor is required.
- I/O is configured as push-pull mode.

## 1.2 Thermal handling ratings

Table 2. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	–55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	–	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD handling ratings

Table 3. ESD handling ratings

Characteristic <sup>1</sup>	Min.	Max.	Unit
ESD for Human Body Model (HBM)	-2000	+2000	V
ESD for Machine Model (MM)	-200	+200	V
ESD for Charge Device Model (CDM)	-500	+500	V
Latch-up current at TA= 85°C (I <sub>LAT</sub> )	-100	+100	mA

1. Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 1.4 Moisture handling ratings

Table 4. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	–	3	–	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 2 Electrical Characteristics

### 2.1 General characteristics

Table 5. General electrical characteristics

Recommended operating conditions ( $V_{REFLX} = 0\text{ V}$ , $V_{SSA} = 0\text{ V}$ , $V_{SS} = 0\text{ V}$ )							
Characteristic	Symbol	Notes	Min.	Typ.	Max.	Unit	Test conditions
Supply Voltage <sup>2</sup>	$V_{DD}, V_{DDA}$		2.7	3.3	3.6	V	-
ADC (Cyclic) Reference Voltage High	$V_{REFHA}$ $V_{REFHB}$		3.0		$V_{DDA}$	V	-
Voltage difference $V_{DD}$ to $V_{DDA}$	$\Delta V_{DD}$		-0.1	0	0.1	V	-
Voltage difference $V_{SS}$ to $V_{SSA}$	$\Delta V_{SS}$		-0.1	0	0.1	V	-
Input Voltage High (digital inputs)	$V_{IH}$	1 (Pin Group 1)	$0.7 \times V_{DD}$		5.5	V	-
$\overline{\text{RESET}}$ Voltage High	$V_{IH\_RESET}$	1 (Pin Group 2)	$0.7 \times V_{DD}$	-	$V_{DD}$	V	-
Input Voltage Low (digital inputs)	$V_{IL}$	1 (Pin Group 1,2)			$0.35 \times V_{DD}$	V	-
Oscillator Input Voltage High XTAL driven by an external clock source	$V_{IHOSC}$	1 (Pin Group 4)	2.0		$V_{DD} + 0.3$	V	-
Oscillator Input Voltage Low	$V_{ILOSC}$	1 (Pin Group 4)	-0.3		0.8	V	-
Output Source Current High (at $V_{OH}$ min.) <sup>3,4</sup> • Programmed for low drive strength • Programmed for high drive strength	$I_{OH}$	1 (Pin Group 1) 1 (Pin Group 1)	- -		-2 -9	mA	-
Output Source Current Low (at $V_{OL}$ max.) <sup>3,4</sup> • Programmed for low drive strength • Programmed for high drive strength	$I_{OL}$	1 (Pin Group 1,2) 1 (Pin Group 1,2)	- -		2 9	mA	-
Output Voltage High	$V_{OH}$	1 (Pin Group 1)	$V_{DD} - 0.5$	-	-	V	$I_{OH} = I_{OHmax}$
Output Voltage Low	$V_{OL}$	1 (Pin Group 1,2)	-	-	0.5	V	$I_{OL} = I_{OLmax}$

Digital Input Current High pull-up enabled or disabled	$I_{IH}$	1 (Pin Group 1)	-	0	+/-2.5	$\mu A$	$V_{IN} = 2.4 V$ to 5.5 V
		1 (Pin Group 2)					$V_{IN} = 2.4 V$ to $V_{DD}$
Comparator Input Current High	$I_{IHC}$	1 (Pin Group 3)		0	+/-2	$\mu A$	$V_{IN} = V_{DDA}$
Oscillator Input Current High	$I_{IHOSC}$	1 (Pin Group 4)	-	0	+/-2	$\mu A$	$V_{IN} = V_{DDA}$
Internal Pull-Up Resistance	$R_{Pull-Up}$		20	-	50	k $\Omega$	-
Internal Pull-Down Resistance	$R_{Pull-Down}$		20	-	50	k $\Omega$	-
Comparator Input Current Low	$I_{ILC}$	1 (Pin Group 3)	-	0	+/-2	$\mu A$	$V_{IN} = 0V$
Oscillator Input Current Low	$I_{ILOSC}$	1 (Pin Group 4)	-	0	+/-2	$\mu A$	$V_{IN} = 0V$
DAC Output Voltage Range	$V_{DAC}$	1 (Pin Group 5)	$V_{SSA} + 0.04$	-	$V_{DDA} - 0.04$	V	$R_{LD} = 3 k\Omega$ , $C_{LD} = 400 pF$
Output Current <sup>1</sup> High Impedance State	$I_{OZ}$	1 (Pin Group 1,2)	-	0	+/-1	$\mu A$	-
Schmitt Trigger Input Hysteresis	$V_{HYS}$	1 (Pin Group 1,2)	$0.06 \times V_{DD}$	-	-	V	-
Input capacitance	$C_{IN}$		-	10	-	pF	-
Output capacitance	$C_{OUT}$		-	10	-	pF	-
GPIO pin interrupt pulse width <sup>5</sup>	$T_{INT\_Pulse}$	6	1.5	-	-	Bus clock	-
Port rise and fall time (high drive strength). Slew disabled.	$T_{Port\_H\_DIS}$	7	5.5	-	15.1	ns	$2.7 \leq V_{DD} \leq 3.6 V$
Port rise and fall time (high drive strength). Slew enabled.	$T_{Port\_H\_EN}$	7	1.5	-	6.8	ns	$2.7 \leq V_{DD} \leq 3.6 V$
Port rise and fall time (low drive strength). Slew disabled.	$T_{Port\_L\_DIS}$	8	8.2	-	17.8	ns	$2.7 \leq V_{DD} \leq 3.6 V$
Port rise and fall time (low drive strength). Slew enabled.	$T_{Port\_L\_EN}$	8	3.2	-	9.2	ns	$2.7 \leq V_{DD} \leq 3.6 V$
Device (system and core) clock frequency	$f_{SYSCLK}$		0	-	100	MHz	-
Bus clock	$f_{BUS}$		-	-	50	MHz	-

#### 1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2:  $\overline{RESET}$
- Pin Group 3: ADC and Comparator Analog Inputs

- Pin Group 4: XTAL, EXTAL
  - Pin Group 5: DAC analog output
2. ADC (Cyclic) specifications are not guaranteed when VDDA is below 3.0 V.
  3. Total chip source or sink current cannot exceed 75 mA.
  4. Contiguous pin DC injection current of regional limit—including sum of negative injection currents or sum of positive injection currents of 16 contiguous pins—is 25 mA.
  5. Applies to a pin only when it is configured as GPIO and configured to cause an interrupt by appropriately programming GPIO<sub>n</sub>\_IPOLR and GPIO<sub>n</sub>\_IENR.
  6. The greater synchronous and asynchronous timing must be met.
  7. 75 pF load.
  8. 15 pF load.

## 2.2 Device characteristics

**Table 6. General device characteristics**

Power mode transition behavior					
Symbol	Description	Min.	Max.	Unit	Notes
T <sub>POR</sub>	After a POR event, the amount of delay from when VDD reaches 2.7 V to when the first instruction executes (over the operating temperature range).	199	225	μs	
T <sub>S2R</sub>	STOP mode to RUN mode	6.79	7.27	μs	1
T <sub>LPS2LPR</sub>	LPS mode to LPRUN mode	240.9	551	μs	2
T <sub>VLPS2VLPR</sub>	VLPS mode to VLPRUN mode	1424	1459	μs	4
T <sub>W2R</sub>	WAIT mode to RUN mode	0.57	0.62	μs	3
T <sub>LPW2LPR</sub>	LPWAIT mode to LPRUN mode	237.2	554	μs	2
T <sub>VLPW2VLPR</sub>	VLPWAIT mode to VLPRUN mode	1413	1500	μs	4
Power consumption operating behaviors					
Mode	Conditions	Max. frequency	Typical at 3.3 V, 25 °C		Notes
			I <sub>DD</sub>	I <sub>DDA</sub>	



RUN1	100 MHz core clock, 50 MHz peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, continuous MAC instructions with fetches from program Flash, all peripheral modules enabled, TMRs and SCIs using 1× peripheral clock, NanoEdge within eFlexPWM using 2× peripheral clock, ADC/DAC (only one 12-bit DAC and all 6-bit DACs) powered on and clocked, comparator powered on, all ports configured as inputs with input low and no DC loads	100 MHz	38.1 mA	9.9 mA	
RUN2	50 MHz core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, continuous MAC instructions with fetches from program Flash, all peripheral modules enabled, TMRs and SCIs using 1× peripheral clock, NanoEdge within eFlexPWM using 2× peripheral clock, ADC/DAC (only one 12-bit DAC and all 6-bit DACs) powered on and clocked, comparator powered on, all ports configured as inputs with input low and no DC loads	50 MHz	27.6 mA	9.9 mA	
WAIT	50 MHz core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, core in WAIT state, all peripheral modules enabled, TMRs and SCIs using 1× clock, NanoEdge within eFlexPWM using 2× clock, ADC/DAC (one 12-bit DAC, all 6-bit DACs)/comparator powered off, all ports configured as inputs with input low and no DC loads	50 MHz	24.0 mA	-	
STOP	4 MHz core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered off, core in STOP state, all peripheral module and core clocks are off, ADC/DAC/Comparator powered off, all ports configured as inputs with input low and no DC loads	4 MHz	6.3 mA	-	

LPRUN	200 kHz core and peripheral clock from relaxation oscillator's low-speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, repeat NOP instructions, all peripheral modules enabled, except NanoEdge within eFlexPWM and cyclic ADCs, one 12-bit DAC and all 6-bit DACs enabled, simple loop with running from platform instruction buffer, all ports configured as inputs with input low and no DC loads	2 MHz	2.8 mA	3.1 mA	
LPWAIT	200 kHz core and peripheral clock from relaxation oscillator's low-speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, all peripheral modules enabled, except NanoEdge within eFlexPWM and cyclic ADCs, one 12-bit DAC and all 6-bit DACs enabled, core in WAIT mode, all ports configured as inputs with input low and no DC loads	2 MHz	2.7 mA	3.1 mA	
LPSTOP	200 kHz core and peripheral clock from relaxation oscillator's low-speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, only PITs and COP enabled, other peripheral modules disabled and clocks gated off, core in STOP mode, all ports configured as inputs with input low and no DC loads	2 MHz	1.2 mA	-	
VLPRUN	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, repeat NOP instructions, all peripheral modules, except COP and EWM, disabled and clocks gated off, simple loop running from platform instruction buffer, all ports configured as inputs with input low and no DC loads	200 kHz	0.7 mA	-	
VLPWAIT	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, all peripheral modules, except COP, disabled and clocks gated off, core in WAIT mode, all ports configured as inputs with input low and no DC loads	200 kHz	0.7 mA	-	

VLPSTOP	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, all peripheral modules, except COP, disabled and clocks gated off, core in STOP mode, all ports configured as inputs with input low and no DC loads	200 kHz	0.7 mA	-	
<b>Reset and interrupt timing</b>					
Symbol	Characteristic	Min.	Max.	Unit	Notes
$t_{RA}$	Minimum $\overline{RESET}$ Assertion Duration	16	-	ns	5
$t_{RDA}$	$\overline{RESET}$ desertion to First Address Fetch	$865 \times T_{OSC} + 8 \times T_{SYSCLK}$	-	ns	6
$t_{IF}$	Delay from Interrupt Assertion to Fetch of first instruction (exiting STOP mode)	361.3	570.9	ns	
<b>PMC Low-Voltage Detection (LVD) and Power-On Reset (POR) parameters</b>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
$V_{POR\_A}$	POR Assert Voltage <sup>7</sup>	-	2.0	-	V
$V_{POR\_R}$	POR Release Voltage <sup>8</sup>	-	2.7	-	V
$V_{LVI\_2p7}$	LVI_2p7 Threshold Voltage	-	2.73	-	V
$V_{LVI\_2p2}$	LVI_2p2 Threshold Voltage	-	2.23	-	V
<b>JTAG timing</b>					
Symbol	Description	Min.	Max.	Unit	Notes
$f_{OP}$	TCK frequency of operation	DC	$f_{SYSCLK}/8$	MHz	
$t_{PW}$	TCK clock pulse width	50	-	ns	
$t_{DS}$	TMS, TDI data set-up time	5	-	ns	
$t_{DH}$	TMS, TDI data hold time	5	-	ns	
$t_{DV}$	TCK low to TDO data valid	-	30	ns	
$t_{TS}$	TCK low to TDO tri-state	-	30	ns	
<b>Regulator 1.2 V parameters</b>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
$V_{CAP}$	Output Voltage <sup>9</sup>	-	1.22	-	V
$I_{SS}$	Short Circuit Current <sup>10</sup>	-	600	-	mA
$T_{RSC}$	Short Circuit Tolerance ( $V_{CAP}$ shorted to ground)	-	-	30	Mins

V <sub>REF</sub>	Reference Voltage (after trim)	-	1.21	-	V
<b>External clock timing</b>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
f <sub>OSC</sub>	Frequency of operation (external clock driver)	-	-	50	MHz
t <sub>PW</sub>	Clock pulse width <sup>11</sup>	8			ns
t <sub>rise</sub>	External clock input rise time <sup>12</sup>	-	-	1	ns
t <sub>fall</sub>	External clock input fall time <sup>13</sup>	-	-	1	ns
V <sub>ih</sub>	Input high voltage overdrive by an external clock	0.85×V <sub>DD</sub>	-	-	V
V <sub>il</sub>	Input low voltage overdrive by an external clock	-	-	0.3×V <sub>DD</sub>	V
<b>Phase-Locked Loop (PLL) timing</b>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
f <sub>Ref_PLL</sub>	PLL input reference frequency <sup>14</sup>	8	8	16	MHz
f <sub>OP_PLL</sub>	PLL output frequency <sup>15</sup>	200	-	400	MHz
t <sub>Lock_PLL</sub>	PLL lock time <sup>16</sup>	35.5	-	73.2	μs
t <sub>DC_PLL</sub>	Allowed Duty Cycle of input reference	40	50	60	%
<b>External crystal or resonator specifications</b>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
f <sub>XOSC</sub>	Frequency of operation	4	8	16	MHz
<b>Relaxation oscillator electrical specifications</b>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
f <sub>ROSC_8M</sub>	8 MHz Output Frequency <sup>17</sup> RUN Mode • 0 °C to 85 °C	7.84	8	8.16	MHz
	• -40 °C to 85 °C	7.76	8	8.24	MHz
	Standby Mode (IRC trimmed @ 8 MHz) • -40 °C to 85 °C	-	405	-	kHz
f <sub>ROSC_8M_Delta</sub>	8 MHz Frequency Variation over 25 °C RUN Mode Due to temperature • 0 °C to 85 °C	-	+/-1.5	+/-2	%
	• -40 °C to 85 °C	-	+/-1.5	+/-3	%
f <sub>ROSC_200k</sub> <sup>17</sup>	200 kHz Output Frequency <sup>18</sup> RUN Mode • -40 °C to 85 °C	194	200	206	kHz

$f_{\text{ROSC\_200k\_Delta}}$ <sup>17</sup>	200 kHz Output Frequency Variation over 25 °C <sup>18</sup> RUN Mode Due to temperature • 0 °C to 85 °C • -40 °C to 85 °C	- -	+/-1.5 +/-1.5	+/-2 +/-3	% %
$t_{\text{Stab}}$	Stabilization Time • 8 MHz output <sup>19</sup> • 200 kHz output <sup>20</sup>	- -	0.12 10	- -	µs µs
$t_{\text{DC\_ROSC}}$	Output Duty Cycle	48	50	52	%

#### Flash specifications

Symbol	Description	Min.	Typ.	Max.	Unit
$t_{\text{hvp gm4}}$	Longword Program high-voltage time	-	7.5	18	µs
$t_{\text{hversscr}}$	Sector Erase high-voltage time <sup>21</sup>	-	13	113	ms
$t_{\text{hversall}}$	Erase All high-voltage time <sup>21</sup>	-	52	452	ms
$t_{\text{rd1sec1k}}$	Read 1s Section execution time (flash sector) <sup>22</sup>	-	-	60	µs
$t_{\text{pgmchk}}$	Program Check execution time <sup>22</sup>	-	-	45	µs
$t_{\text{rdsrc}}$	Read Resource execution time <sup>22</sup>	-	-	30	µs
$t_{\text{pgm4}}$	Program Longword execution time	-	65	145	µs
$t_{\text{ersscr}}$	Erase Flash Sector execution time <sup>23</sup>	-	14	114	ms
$t_{\text{rd1all}}$	Read 1s All Blocks execution time	-	-	0.9	ms
$t_{\text{rdonce}}$	Read Once execution time <sup>22</sup>	-	-	25	µs
$t_{\text{pgmonce}}$	Program Once execution time	-	65	-	µs
$t_{\text{ersall}}$	Erase All Blocks execution time <sup>23</sup>	-	70	575	ms
$t_{\text{vfykey}}$	Verify Backdoor Access Key execution time <sup>22</sup>	-	-	30	µs
$t_{\text{flashret10k}}$	Data retention after up to 10 K cycles	5	50 <sup>24</sup>	-	years
$t_{\text{flashret1k}}$	Data retention after up to 1 K cycles	20	100 <sup>24</sup>	-	years
$n_{\text{flashcyc}}$	Cycling endurance <sup>25</sup>	10 K	50 K <sup>24</sup>	-	cycles

#### 12-bit cyclic ADC electrical specifications

Symbol	Characteristic	Min.	Typ.	Max.	Unit
$V_{\text{DDA}}$	Supply voltage <sup>26</sup>	3.0	3.3	3.6	V
$V_{\text{REFHX}}$	$V_{\text{REFH}}$ supply voltage <sup>27</sup>	$V_{\text{DDA}} - 0.6$		$V_{\text{DDA}}$	V
$f_{\text{ADCCLK}}$	ADC conversion clock <sup>28</sup>	0.1	-	10	MHz
$R_{\text{ADC}}$	Conversion range <sup>29</sup> • Fully differential • Single-ended/unipolar	$-(V_{\text{REFH}} - V_{\text{REFL}})$ $V_{\text{REFL}}$	- -	$V_{\text{REFH}} - V_{\text{REFL}}$ $V_{\text{REFH}}$	V V

$V_{\text{ADCIN}}$	Input voltage range (per input) <sup>30</sup> <ul style="list-style-type: none"> <li>External Reference</li> <li>Internal Reference</li> </ul>	$V_{\text{REFL}}$ $V_{\text{SSA}}$	- -	$V_{\text{REFH}}$ $V_{\text{DDA}}$	V V
$t_{\text{ADC}}$	Conversion time	-	8	-	$t_{\text{ADCCLK}}$
$t_{\text{ADCPU}}$	ADC power-up time (from adc_pdn)	-	13	-	$t_{\text{ADCCLK}}$
$I_{\text{ADCRUN}}$	ADC RUN current (per ADC block)	-	1.8	-	mA
$I_{\text{ADPWRDWN}}$	ADC power down current (adc_pdn enabled)	-	0.1	-	$\mu\text{A}$
$I_{\text{VREFH}}$	$V_{\text{REFH}}$ current (in external mode)	-	190	225	$\mu\text{A}$
$\text{INL}_{\text{ADC}}$	Integral non-linearity <sup>31</sup>	-	+/- 1.5	+/- 2.2	LSB <sup>32</sup>
$\text{DNL}_{\text{ADC}}$	Differential non-linearity <sup>31</sup>	-	+/- 0.5	+/- 0.8	LSB <sup>32</sup>
$V_{\text{OFFSET}}$	Offset <sup>33</sup> <ul style="list-style-type: none"> <li>Fully differential</li> <li>Single ended/Unipolar</li> </ul>	- -	+/- 8 +/- 12	- -	mV mV
$E_{\text{GAIN}}$	Gain Error	-	0.996 to 1.004	0.99 to 1.101	-
$\text{ENOB}$	Effective number of bits	-	10.6	-	bits
$I_{\text{INJ}}$	Input injection current <sup>34</sup>	-	-	+/-3	mA
$C_{\text{ADCI}}$	Input sampling capacitance	-	4.8	-	pF

#### 12-bit DAC electrical specifications

Symbol	Characteristic	Min.	Typ.	Max.	Unit
t <sub>SETTLE</sub>	Settling time <sup>35</sup> under R <sub>LD</sub> = 3 kΩ, C <sub>LD</sub> = 400 pF	-	1	-	μs
t <sub>DACPU</sub>	DAC power-up time (from PWRDWN release to valid DACOUT)	-	-	11	μs
INL <sub>DAC</sub>	Integral non-linearity <sup>37</sup>	-	+/- 3	+/- 4	LSB <sup>36</sup>
DNL <sub>DAC</sub>	Differential non-linearity <sup>37</sup>	-	+/- 0.8	+/- 0.9	LSB <sup>36</sup>
MON <sub>DAC</sub>	Monotonicity (> 6 sigma monotonicity, < 3.4 ppm non-monotonicity)	Guaranteed			-
V <sub>OFFSET</sub>	Offset error <sup>37</sup> (5% to 95% of full range)	-	+/- 25	+/- 43	mV
E <sub>GAIN</sub>	Gain error <sup>37</sup> (5% to 95% of full range)	-	+/- 0.5	+/- 1.5	%
V <sub>OUT</sub>	Output voltage range	V <sub>SSA</sub> + 0.04	-	V <sub>DDA</sub> - 0.04	V
SNR	Signal-to-noise ratio	-	85	-	dB
ENOB	Effective number of bits	-	11	-	bits

#### Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
$V_{\text{DD}}$	Supply voltage	2.7	-	3.6	V

I <sub>DDHS</sub>	Supply current, High-speed mode(EN=1, PMODE=1)	-	300	-	μA
I <sub>DDL</sub>	Supply current, Low-speed mode(EN=1, PMODE=0)	-	36	-	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>ss</sub>	-	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	-	-	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>38</sup> • CR0[HYSTCTR]=00 • CR0[HYSTCTR]=01 • CR0[HYSTCTR]=10 • CR0[HYSTCTR]=11	-	5	13	mV
		-	25	48	mV
		-	55	105	mV
		-	80	148	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> - 0.5	-	-	V
V <sub>CMPOl</sub>	Output low	-	-	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode(EN=1, PMODE=1) <sup>39</sup>	-	25	50	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode(EN=1, PMODE=0) <sup>39</sup>	-	60	200	ns
t <sub>DInit</sub>	Analog comparator initialization delay <sup>40</sup>	-	40	-	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	-	7	-	μA
R <sub>DAC6b</sub>	6-bit DAC reference inputs	V <sub>DDA</sub>	-	V <sub>DD</sub>	V
INL <sub>DAC6b</sub>	6-bit DAC integral non-linearity	-0.5	-	0.5	LSB <sup>41</sup>
DNL <sub>DAC6b</sub>	6-bit DAC differential non-linearity	-0.3	-	0.3	LSB <sup>41</sup>
<b>eFlexPWM timing parameters</b>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
f <sub>PWM</sub>	PWM clock frequency	-	100	-	MHz
S <sub>PWMNEP</sub>	NanoEdge Placement (NEP) step size <sup>42,43</sup>	-	312	-	ps
t <sub>DFLT</sub>	Delay for fault input activating to PWM output deactivated	1	-	-	ns
t <sub>PWMPU</sub>	Power-up time <sup>44</sup>	-	25	-	μs
<b>Quad timer timing</b>					
Symbol	Characteristic	Min.	Max.	Unit	Notes
P <sub>IN</sub>	Timer input period	2T <sub>timer</sub> + 6	-	ns	45
P <sub>INHL</sub>	Timer input high/low period	1T <sub>timer</sub> + 3	-	ns	45
P <sub>OUT</sub>	Timer output period	2T <sub>timer</sub> - 2	-	ns	45
P <sub>OUTH</sub>	Timer output high/low period	1T <sub>timer</sub> - 2	-	ns	45

QSPI timing							
Symbol	Characteristic	Min.		Max.		Unit	
		Master	Slave	Master	Slave		
t <sub>C</sub>	Cycle time	60	60	-	-	ns	
t <sub>ELD</sub>	Enable lead time	-	20	-	-	ns	
t <sub>ELG</sub>	Enable lag time	-	20	-	-	ns	
t <sub>CH</sub>	Clock (SCLK) high time	28	28	-	-	ns	
t <sub>CL</sub>	Clock (SCLK) low time	28	28	-	-	ns	
t <sub>DS</sub>	Data set-up time required for inputs	20	1	-	-	ns	
t <sub>DH</sub>	Data hold time required for inputs	1	3	-	-	ns	
t <sub>A</sub>	Access time (time to data active from high-impedance state)		5		-	ns	
t <sub>D</sub>	Disable time (hold time to high-impedance state)		5		-	ns	
t <sub>DV</sub>	Data valid for outputs	-	-			ns	
t <sub>DI</sub>	Data invalid	0	0	-	-	ns	
t <sub>R</sub>	Rise time	-	-	1	1	ns	
t <sub>F</sub>	Fall time	-	-	1	1	ns	
QSCI timing							
Symbol	Characteristic	Min.		Max.	Unit	Notes	
BR <sub>SCI</sub>	Baud rate	-		(f <sub>MAX_SCI</sub> /16)	Mbit/s	46	
PW <sub>RXD</sub>	RXD pulse width	0.965/BR <sub>SCI</sub>		1.04/BR <sub>SCI</sub>	μs		
PW <sub>TXD</sub>	TXD pulse width	0.965/BR <sub>SCI</sub>		1.04/BR <sub>SCI</sub>	μs		
CAN timing							
Symbol	Characteristic	Min.		Max.	Unit	Notes	
BR <sub>CAN</sub>	Baud rate	-		1	Mbit/s		
T <sub>WAKEUP</sub>	CAN Wakeup dominant pulse filtered	-		1.5	μs		
T <sub>WAKEUP</sub>	CAN Wakeup dominant pulse pass	5		-	μs		
IIC timing							
Symbol	Characteristic	Min.		Max.		Unit	Notes
		Min.	Max.	Min.	Max.		
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz	
t <sub>HD_STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4	-	0.6	-	μs	
t <sub>SCL_LOW</sub>	LOW period of the SCL clock	4.7	-	1.3	-	μs	
t <sub>SCL_HIGH</sub>	HIGH period of the SCL clock	4	-	0.6	-	μs	



$t_{SU\_STA}$	Set-up time for a repeated START condition	4.7	-	0.6	-	$\mu s$	
$t_{HD\_DAT}$	Data hold time for IIC bus devices	$0^{47}$	$3.45^{48}$	$0^{49}$	$0.9^{47}$	$\mu s$	
$t_{SU\_DAT}$	Data set-up time	$250^{50}$	-	$100^{51}$	-	ns	48
$t_r$	Rise time of SDA and SCL signals	-	1000	$20 + 0.1C_b$	300	ns	52
$t_f$	Fall time of SDA and SCL signals	-	300	$20 + 0.1C_b$	300	ns	51
$t_{SU\_STOP}$	Set-up time for STOP condition	4	-	0.6	-	$\mu s$	
$t_{BUS\_Free}$	Bus free time between STOP and START condition	4.7	-	1.3	-	$\mu s$	
$t_{SP}$	Pulse width of spikes that must be suppressed by the input filter	N/A	N/A	0	50	ns	

- CPU clock = 4 MHz and System running from 8 MHz IRC Applicable to all wakeup times: Wakeup times (in 1,2,3,4) are measured from GPIO toggle for wakeup till GPIO toggle at the wakeup interrupt subroutine from respective stop/wait mode.
- CPU clock = 200 kHz and 8 MHz IRC on standby. Exit via interrupt on Port C GPIO.
- Clock configuration: CPU and system clocks= 100 MHz; Bus Clock = 50 MHz. Exit via an interrupt on PortC GPIO.
- Using 64 KHz external clock; CPU Clock = 32 KHz. Exit via an interrupt on PortC GPIO.
- If the RESET pin filter is enabled by setting the RST\_FLT bit in the SIM\_CTRL register to 1, the minimum pulse assertion must be greater than 21 ns.
- TOSC means oscillator clock cycle; TSYCLK means system clock cycle.
- During 3.3 V VDD power supply ramp down.
- During 3.3 V VDD power supply ramp up (gated by LVI\_2p7).
- Value is after trim.
- Guaranteed by design.
- The chip may not function if the high or low pulse width is smaller than 6.25 ns.
- External clock input rise time is measured from 10% to 90%.
- External clock input fall time is measured from 90% to 10%.
- An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8 MHz input.
- The frequency of the core system clock cannot exceed 100 MHz. If the NanoEdge PWM is available, the PLL output must be set to 400 MHz.
- This is the time required after the PLL is enabled to ensure reliable operation.
- Frequency after application of 8 MHz trimmed.
- Frequency after application of 200 kHz trimmed.
- Standby to run mode transition.
- Power down to run mode transition.
- Maximum time based on expectations at cycling end-of-life.
- Assumes 25 MHz flash clock frequency.
- Maximum times for erase parameters based on expectations at cycling end-of-life.
- Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- Cycling endurance represents number of program/erase cycles at  $-40^{\circ}C \leq T_j \leq 125^{\circ}C$ .
- The ADC functions up to VDDA = 2.7 V. When VDDA is below 3.0 V, ADC specifications are not guaranteed.
- When the input is at the  $V_{REFL}$  level, the resulting output is all zeros (hex 000), plus any error contribution due to offset and gain error. When the input is at the  $V_{REFH}$  level the output is all ones (hex FFF), minus any error contribution due to offset and gain error.
- ADC clock duty cycle is 45% ~ 55%.
- Conversion range is defined for x1 gain setting. For x2 and x4 the range is 1/2 and 1/4, respectively.
- In unipolar mode, positive input must be ensured to be always greater than negative input.
- $INL_{ADC}/DNL_{ADC}$  is measured from VADCIN = VREFL to VADCIN = VREFH using Histogram method at x1 gain setting.
- Least Significant Bit = 0.806 mV at 3.3 V VDDA, x1 gain setting.
- Any off-channel with 50 kHz full-scale input to the channel being sampled with DC input (isolation crosstalk).
- The current that can be injected into or sourced from an unselected ADC input without affecting the performance of the ADC.
- Settling time is swing range from VSSA to VDDA.

36. LSB = 0.806 mV.
37. No guaranteed specification within 5% of VDDA or VSSA.
38. Typical hysteresis is measured with input voltage range limited to 0.7 to VDD-0.7 V.
39. Signal swing is 100 mV.
40. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
41. 1 LSB = Vreference/64.
42. Reference IPbus clock of 100 MHz in NanoEdge Placement mode.
43. Temperature and voltage variations do not affect NanoEdge Placement step size.
44. Powerdown to NanoEdge mode transition.
45. Ttimer = Timer input clock cycle. For 100 MHz operation, Ttimer = 10 ns.
46. fMAX\_SCI is the frequency of operation of the SCI clock in MHz, which can be selected as the bus clock or 2x bus clock for the device.
47. The master mode IIC deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
48. The maximum tHD\_DAT must be met only if the device does not stretch the LOW period (tSCL\_LOW) of the SCL signal.
49. Input signal Slew = 10 ns and Output Load = 50 pF
50. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
51. A Fast mode IIC bus device can be used in a Standard mode IIC bus system, but the requirement tSU\_DAT ≥ 250 ns must then be met. This occurs when the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line tmax + tSU\_DAT = 1000 + 250 = 1250 ns (according to the Standard mode IIC bus specification) before the SCL line is released.
52. Cb = total capacitance of the one bus line in pF.

## 2.3 Thermal operating characteristics

**Table 7. General thermal characteristics**

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	85	°C

## 3 Typical Performance Characteristics

### 3.1 System efficiency

The maximum system efficiency (receiver output power vs. transmitter input power) on NXP WCT1111-based transmitter solutions can usually reach more than 75%. The detailed number depends on the specific solution type. For example, NXP WCT-15W1COILTX reference solution has more than 75% system efficiency with the MP Qi Receiver Simulator.

**Note:** Power components are the main factor to determine the system efficiency, such as drivers and MOSFETs.

### 3.2 Standby power

The purpose of the standby mode of operation is to reduce the power consumption of a wireless power transfer system when power transfer is not required. There are two ways to enter standby mode. The first is when the transmitter does not detect the presence of a valid receiver. The second is when the receiver sends only an End Power Transfer Packet. In standby mode, the transmitter only monitors if a receiver is placed on the active charging area of the transmitter or removed from there.

It is recommended that the power consumption of the transmitter in standby mode meets the relative regional regulations especially for “No-load power consumption”.

In NXP WCT-15W1COILTX reference design solution:

- Transmitter power consumption in standby mode with analog PING: < 8mA (96mW with 12 V DC input)

### 3.3 Digital demodulation

To optimize system BOM cost, the WCT1111 solution employs digital demodulation algorithm to communicate with the receiver. This method can achieve high performance, low cost, and very simple coil signal sensing circuit with less components number.

### 3.4 Two-way communication

The WCT1111 solution supports two-way communication and uses FSK to send messages to receiver. This method allows transmitter to negotiate with receiver to establish advanced power transfer contract, and calibrate power loss for more precise FOD protection.

### 3.5 Foreign object detection

The WCT1111 solution supports power class 0 FOD framework, which is based on calibrated power loss method and quality factor (Q factor) method. With NXP FreeMASTER GUI tool, the FOD algorithm can be easily calibrated to get accurate power loss information especially for very sensitive foreign objects.

## 4 Device Information

### 4.1 Functional block diagram

This functional block diagram shows the functional block pin assignment information of MWCT1111CLH. For the detailed pin multiplexing information, see Section 4.4 “Pin Function Description”.




Figure 1. MWCT1111CLH functional block diagram

### 4.2 Product features overview

The following table lists the main on-chip features of the MWCT1111CLH device.

Table 8. Product features overview

Part	WCT1111
Maximum Core/Bus Clock (MHz)	100/50
Maximum Fully Run Current Consumption (mA)	38.1 ( $V_{DD}$ ) + 9.9 ( $V_{DDA}$ )
On-Chip Program Flash Memory Size (KB)	64
On-Chip SRAM Memory Size (KB)	8
Memory Resource Protection	Yes
Inter-Peripheral Crossbar Switches with AOI	Yes
On-Chip Relaxation Oscillator	1 (8 MHz) + 1 (200 kHz)

Windowed Computer Operating Properly		1
External Watchdog Monitor		1
Cyclic Redundancy Check		1
Periodic Interrupt Timer		2
Quad Timer		1 x 4
12-bit Cyclic ADC Channels		2 x 8
PWM Channels	High-Resolution	8
	Standard	4
12-bit DAC		2
Analog Comparator /w 6-bit REF DAC		4
DMA Channels		4
Queued Serial Communications Interface		2
Queued Serial Peripheral Interface		2
Inter-Integrated Circuit		1
Controller Area Network (MSCAN)		1
GPIO		54
Package		64 LQFP

# 4.3 Pinout diagram




Figure 2. MWCT1111CLH pinout diagram

# 4.4 Pin function description

By default, each pin is configured for its primary function (listed first). Any alternative functionality, shown in parentheses, can be programmed through GPIO module peripheral enable registers and SIM module GPIO peripheral select registers.

Table 9. Pin signal descriptions

Signal name	Pin No.	Multiplexing signals	Function description
TCK	1	GPIOD2	Test Clock Input — This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/EOnCE port. The pin is connected internally to a pull-up resistor. A Schmitt-trigger input is used for noise immunity.

			<p>Port D GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is TCK.</p>
$\overline{\text{RESET}}$	2	GPIOD4	<p><math>\overline{\text{RESET}}</math> — This input is a direct hardware reset on the processor. When <math>\overline{\text{RESET}}</math> is asserted low, the device is initialized and placed in the reset state. A Schmitt-trigger input is used for noise immunity. The internal reset signal is de-asserted synchronous with the internal clocks after a fixed number of internal clocks.</p> <p>Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. If <math>\overline{\text{RESET}}</math> functionality is disabled in this mode and the chip can be reset only via POR, COP reset, or software reset.</p> <p>After reset, the default state is <math>\overline{\text{RESET}}</math>.</p>
GPIOC0	3	EXTAL/CLKIN0	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>EXTAL — External Crystal Oscillator Input. This input connects the internal crystal oscillator input to an external crystal or ceramic resonator.</p> <p>CLKIN0 — This pin serves as an external clock input 0.</p> <p>After reset, the default state is GPIOC0.</p>
GPIOC1	4	XTAL	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>XTAL — External Crystal Oscillator Output. This output connects the internal crystal oscillator output to an external crystal or ceramic resonator.</p> <p>After reset, the default state is GPIOC1.</p>
GPIOC2	5	TXD0/XB_OUT11/ XB_IN2/CLKO0	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>TXD0 — The SCI0 transmit data output or transmit/receive in single wire operation.</p> <p>XB_OUT11 — Crossbar module output 11.</p> <p>XB_IN2 — Crossbar module input 2.</p> <p>CLKO0 — This is a buffered clock output 0; the clock source is selected by clock out select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.</p> <p>After reset, the default state is GPIOC2.</p>
GPIOF8	6	RXD0/XB_OUT10 /CMPD_O/PWM_2X	<p>Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>RXD0 — The SCI0 receive data input.</p> <p>XB_OUT10 — Crossbar module output 10.</p> <p>CMPD_O — Analog comparator D output.</p> <p>PWM_2X — NanoEdge eFlexPWM sub-module 2 output X or input capture X.</p> <p>After reset, the default state is GPIOF8.</p>

GPIOC3	7	TA0/CMPA_O/RXD0/CLKIN1	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>TA0 — Quad timer module A channel 0 input/output.</p> <p>CMPA_O — Analog comparator A output.</p> <p>RXD0 — The SCI0 receive data input.</p> <p>CLKIN1 — This pin serves as an external clock input 1.</p> <p>After reset, the default state is GPIOC3.</p>
GPIOC4	8	TA1/CMPB_O/XB_IN6/EWM_OUT	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>TA1 — Quad timer module A channel 1 input/output.</p> <p>CMPB_O — Analog comparator B output.</p> <p>XB_IN6 — Crossbar module input 6.</p> <p>EWM_OUT — External watchdog monitor output.</p> <p>After reset, the default state is GPIOC4.</p>
GPIOA7	9	ANA7&CMPD_IN3	<p>Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANA7&amp;CMPD_IN3 — Analog input to channel 7 of ADCA and input 3 of analog comparator D. When used as an analog input, the signal goes to the ANA7 and CMPD_IN3.</p> <p>After reset, the default state is GPIOA7.</p>
GPIOA6	10	ANA6&CMPD_IN2	<p>Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANA6&amp;CMPD_IN2 — Analog input to channel 6 of ADCA and input 2 of analog comparator D. When used as an analog input, the signal goes to the ANA6 and CMPD_IN2.</p> <p>After reset, the default state is GPIOA6.</p>
GPIOA5	11	ANA5&CMPD_IN1	<p>Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANA5&amp;CMPD_IN1 — Analog input to channel 5 of ADCA and input 1 of analog comparator D. When used as an analog input, the signal goes to the ANA5 and CMPD_IN1.</p> <p>After reset, the default state is GPIOA5.</p>
GPIOA4	12	ANA4&CMPD_IN0	<p>Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANA4&amp;CMPD_IN0 — Analog input to channel 4 of ADCA and input 0 of analog comparator D. When used as an analog input, the signal goes to the ANA4 and CMPD_IN0.</p> <p>After reset, the default state is GPIOA4.</p>
GPIOA0	13	ANA0&CMPA_IN3 /CMPC_O	<p>Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANA0&amp;CMPA_IN3 — Analog input to channel 0 of ADCA and input 3 of</p>



			<p>analog comparator A. When used as an analog input, the signal goes to the ANA0 and CMPA_IN3.</p> <p>CMPC_O — Analog comparator C output.</p> <p>After reset, the default state is GPIOA0.</p>
GPIOA1	14	ANA1&CMPA_IN0	<p>Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANA1 and CMPA_IN0 — Analog input to channel 1 of ADCA and input 0 of analog comparator A. When used as an analog input, the signal goes to the ANA1 and CMPA_IN0.</p> <p>After reset, the default state is GPIOA1.</p>
GPIOA2	15	ANA2&VREFHA&CMPA_IN1	<p>Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANA2&amp;VREFHA&amp;CMPA_IN1 — Analog input to channel 2 of ADCA and analog references high of ADCA and input 1 of analog comparator A. When used as an analog input, the signal goes to ANA2 and VREFHA and CMPA_IN1. ADC control register configures this input as ANA2 or VREFHA.</p> <p>After reset, the default state is GPIOA2.</p>
GPIOA3	16	ANA3&VREFLA&CMPA_IN2	<p>Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANA3&amp;VREFLA&amp;CMPA_IN2 — Analog input to channel 3 of ADCA and analog references low of ADCA and input 2 of analog comparator A. When used as an analog input, the signal goes to ANA3 and VREFLA and CMPA_IN2. ADC control register configures this input as ANA3 or VREFLA.</p> <p>After reset, the default state is GPIOA3.</p>
GPIOB7	17	ANB7&CMPB_IN2	<p>Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANB7&amp;CMPB_IN2 — Analog input to channel 7 of ADCB and input 2 of analog comparator B. When used as an analog input, the signal goes to the ANB7 and CMPB_IN2.</p> <p>After reset, the default state is GPIOB7.</p>
GPIOC5	18	DACA_O/XB_IN7	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>DACA_O — 12-bit Digital-to-Analog Converter A output.</p> <p>XB_IN7 — Crossbar module input 7.</p> <p>After reset, the default state is GPIOC5.</p>
GPIOB6	19	ANB6&CMPB_IN1	<p>Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANB6&amp;CMPB_IN1 — Analog input to channel 6 of ADCB and input 1 of analog comparator B. When used as an analog input, the signal goes to the ANB6 and CMPB_IN1.</p> <p>After reset, the default state is GPIOB6.</p>
GPIOB5	20	ANB5&CMPC_IN2	<p>Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.</p>

			<p>ANB5&amp;CMPC_IN2 — Analog input to channel 5 of ADCB and input 2 of analog comparator C. When used as an analog input, the signal goes to the ANB5 and CMPC_IN2.</p> <p>After reset, the default state is GPIOB5.</p>
GPIOB4	21	ANB4&CMPC_IN1	<p>Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANB4&amp;CMPC_IN1 — Analog input to channel 4 of ADCB and input 1 of analog comparator C. When used as an analog input, the signal goes to the ANB4 and CMPC_IN1.</p> <p>After reset, the default state is GPIOB4.</p>
VDDA	22	-	Analog Power — This pin supplies 3.3 V power to the analog modules. It must be connected to a clean analog power supply.
VSSA	23	-	Analog Ground — This pin supplies an analog ground to the analog modules. It must be connected to a clean power supply.
GPIOB0	24	ANB0&CMPB_IN3	<p>Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANB0&amp;CMPB_IN3 — Analog input to channel 0 of ADCB and input 3 of analog comparator B. When used as an analog input, the signal goes to ANB0 and CMPB_IN3.</p> <p>After reset, the default state is GPIOB0.</p>
GPIOB1	25	ANB1&CMPB_IN0 /DACB_O	<p>Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANB1&amp;CMPB_IN0 — Analog input to channel 1 of ADCB and input 0 of analog comparator B. When used as an analog input, the signal goes to ANB1 and CMPB_IN0.</p> <p>DACB_O — 12-bit Digital-to-Analog Converter B output.</p> <p>After reset, the default state is GPIOB1.</p>
VCAP1	26	-	Connect a 2.2 $\mu$ F or greater bypass capacitor between this pin and VSS to stabilize the core voltage regulator output required for proper device operation.
GPIOB2	27	ANB2&VREFHB&CMPC_IN3	<p>Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANB2&amp;VREFHB&amp;CMPC_IN3 — Analog input to channel 2 of ADCB and analog references high of ADCB and input 3 of analog comparator C. When used as an analog input, the signal goes to ANB2 and VREFHB and CMPC_IN3. ADC control register configures this input as ANB2 or VREFHB.</p> <p>After reset, the default state is GPIOB2.</p>
GPIOB3	28	ANB3&VREFLB&CMPC_IN0	<p>Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>ANB3&amp;VREFLB&amp;CMPC_IN0 — Analog input to channel 3 of ADCB and analog references low of ADCB and input 0 of analog comparator C. When used as an analog input, the signal goes to ANB3 and VREFLB and CMPC_IN0. ADC control register configures this input as ANB3 or VREFLB.</p> <p>After reset, the default state is GPIOB3.</p>
VDD1	29	-	I/O Power — Supplies 3.3 V power to on-chip digital module.

VSS1	30	-	I/O Ground — Provides ground on-chip digital module.
GPIOC6	31	TA2/XB_IN3/CMP_REF/ $\overline{SS0}$	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>TA2 — Quad timer module A channel 2 input/output.</p> <p>XB_IN3 — Crossbar module input 3.</p> <p>CMP_REF — Input 5 of analog comparator A and B and C and D.</p> <p><math>\overline{SS0}</math> — <math>\overline{SS0}</math> is used in slave mode to indicate to the SPI0 module that the current transfer is to be received.</p> <p>After reset, the default state is GPIOC6.</p>
GPIOC7	32	$\overline{SS0}$ /TXD0/XB_IN8	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p><math>\overline{SS0}</math> — <math>\overline{SS0}</math> is used in slave mode to indicate to the SPI0 module that the current transfer is to be received.</p> <p>TXD0 — SCI0 transmit data output or transmit/receive in single wire operation.</p> <p>XB_IN8 — Crossbar module input 8.</p> <p>After reset, the default state is GPIOC7.</p>
GPIOC8	33	MISO0/RXD0/XB_IN9/XB_OUT6	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>MISO0 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO0 line of a slave device is placed in the high-impedance state if the slave device is not selected.</p> <p>RXD0 — SCI0 receive data input.</p> <p>XB_IN9 — Crossbar module input 9.</p> <p>XB_OUT6 — Crossbar module output 6.</p> <p>After reset, the default state is GPIOC8.</p>
GPIOC9	34	SCLK0/XB_IN4/TXD0/XB_OUT8	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>SCLK0 — The SPI0 serial clock. In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.</p> <p>XB_IN4 — Crossbar module input 4.</p> <p>TXD0 — SCI0 transmit data output or transmit/receive in single wire operation.</p> <p>XB_OUT8 — Crossbar module output 8.</p> <p>After reset, the default state is GPIOC9.</p>
GPIOC10	35	MOSI0/XB_IN5/MISO0/XB_OUT9	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>MOSI0 — Master out/slave in. In master mode, this pin serves as the data</p>

			<p>output. In slave mode, this pin serves as the data input.</p> <p>XB_IN5 — Crossbar module input 5.</p> <p>MISO0 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO0 line of a slave device is placed in the high-impedance state if the slave device is not selected.</p> <p>XB_OUT9 — Crossbar module output 9.</p> <p>After reset, the default state is GPIOC10.</p>
GPIOF0	36	XB_IN6/SCLK1	<p>Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>XB_IN6 — Crossbar module input 6.</p> <p>SCLK1 — The SPI1 serial clock. In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.</p> <p>After reset, the default state is GPIOF0.</p>
GPIOC11	37	CAN_TX/SCL0/TXD1	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>CANTX — CAN transmit data output.</p> <p>SCL0 — IIC0 serial clock.</p> <p>TXD1 — SCI1 transmit data output or transmit/receive in single wire operation.</p> <p>After reset, the default state is GPIOC11.</p>
GPIOC12	38	CAN_RX/SDA0/RXD1	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>CANRX — CAN receive data input.</p> <p>SDA0 — IIC0 serial data line.</p> <p>RXD1 — SCI1 receive data input.</p> <p>After reset, the default state is GPIOC12.</p>
GPIOF2	39	SCL0/XB_OUT6/MISO1	<p>Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>SCL0 — IIC0 serial clock.</p> <p>XB_OUT6 — Crossbar module output 6.</p> <p>MISO1 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO1 line of a slave device is placed in the high-impedance state if the slave device is not selected.</p> <p>After reset, the default state is GPIOF2.</p>
GPIOF3	40	SDA0/XB_OUT7/MOSI1	<p>Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>SDA0 — IIC0 serial data line.</p>

			<p>XB_OUT7 — Crossbar module output 7.</p> <p>MOSI1 — Master out/slave in. In master mode, this pin serves as the data output. In slave mode, this pin serves as the data input.</p> <p>After reset, the default state is GPIOF3.</p>
GPIOF4	41	TXD1/XB_OUT8/ PWM_0X/PWM_F AULT6	<p>Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>TXD1 — The SCI1 transmit data output or transmit/receive in single wire operation.</p> <p>XB_OUT8 — Crossbar module output 8.</p> <p>PWM_0X — NanoEdge eFlexPWM sub-module 0 output X or input capture X.</p> <p>PWM_FAULT6 — NanoEdge eFlexPWM fault input 6.</p> <p>After reset, the default state is GPIOF4.</p>
GPIOF5	42	RXD1/XB_OUT9/ PWM_1X/PWM_F AULT7	<p>Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>RXD1 — The SCI1 receive data input.</p> <p>XB_OUT9 — Crossbar module output 9.</p> <p>PWM_1X — NanoEdge eFlexPWM sub-module 1 output X or input capture X.</p> <p>PWM_FAULT7 — NanoEdge eFlexPWM fault input 7.</p> <p>After reset, the default state is GPIOF5.</p>
VSS2	43	-	I/O Ground — Provides ground to on-chip digital module.
VDD2	44	-	I/O Power — Supplies 3.3 V power to on-chip digital module.
GPIOE0	45	PWM_0B	<p>Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>PWM_0B — NanoEdge eFlexPWM sub-module 0 output B or input capture B.</p> <p>After reset, the default state is GPIOE0.</p>
GPIOE1	46	PWM_0A	<p>Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>PWM_0A — NanoEdge eFlexPWM sub-module 0 output A or input capture A.</p> <p>After reset, the default state is GPIOE1.</p>
GPIOE2	47	PWM_1B	<p>Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>PWM_1B — NanoEdge eFlexPWM sub-module 1 output B or input capture B.</p> <p>After reset, the default state is GPIOE2.</p>
GPIOE3	48	PWM_1A	<p>Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>PWM_1A — NanoEdge eFlexPWM sub-module 1 output A or input capture</p>

			<p>A.</p> <p>After reset, the default state is GPIOE3.</p>
GPIOC13	49	TA3/XB_IN6/ EWM_OUT	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>TA3 — Quad timer module A channel 3 input/output.</p> <p>XB_IN6 — Crossbar module input 6.</p> <p>EWM_OUT — External watchdog monitor output.</p> <p>After reset, the default state is GPIOC13.</p>
GPIOF1	50	CLKO1/XB_IN7/C MPD_O	<p>Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>CLKO1 — This is a buffered clock output 1; the clock source is selected by clock out select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.</p> <p>XB_IN7 — Crossbar module input 7.</p> <p>CMPD_O — Analog comparator D output.</p> <p>After reset, the default state is GPIOF1.</p>
GPIOE4	51	PWM_2B/XB_IN2	<p>Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>PWM_2B — NanoEdge eFlexPWM sub-module 2 output B or input capture B.</p> <p>XB_IN2 — Crossbar module input 2.</p> <p>After reset, the default state is GPIOE4.</p>
GPIOE5	52	PWM_2A/XB_IN3	<p>Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>PWM_2A — NanoEdge eFlexPWM sub-module 2 output A or input capture A.</p> <p>XB_IN3 — Crossbar module input 3.</p> <p>After reset, the default state is GPIOE5.</p>
GPIOE6	53	PWM_3B/XB_IN4	<p>Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>PWM_3B — NanoEdge eFlexPWM sub-module 3 output B or input capture B.</p> <p>XB_IN4 — Crossbar module input 4.</p> <p>After reset, the default state is GPIOE6.</p>
GPIOE7	54	PWM_3A/XB_IN5	<p>Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>PWM_3A — NanoEdge eFlexPWM sub-module 3 output A or input capture A.</p> <p>XB_IN5 — Crossbar module input 5.</p>

			After reset, the default state is GPIOE7.
GPIOC14	55	SDA0/XB_OUT4/ PWM_FAULT4	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>SDA0 — IIC0 serial data line.</p> <p>XB_OUT4 — Crossbar module output 4.</p> <p>PWM_FAULT4 — NanoEdge eFlexPWM fault input 4.</p> <p>After reset, the default state is GPIOC14.</p>
GPIOC15	56	SCL0/XB_OUT5/ WM_FAULT5	<p>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>SCL0 — IIC0 serial clock.</p> <p>XB_OUT5 — Crossbar module output 5.</p> <p>PWM_FAULT5 — NanoEdge eFlexPWM fault input 5.</p> <p>After reset, the default state is GPIOC15.</p>
VCAP2	57	-	Connect a 2.2 $\mu$ F or greater bypass capacitor between this pin and VSS to stabilize the core voltage regulator output required for proper device operation.
GPIOF6	58	PWM_3X/XB_IN2	<p>Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>PWM_3X — NanoEdge eFlexPWM sub-module 3 output X or input capture X.</p> <p>XB_IN2 — Crossbar module input 2.</p> <p>After reset, the default state is GPIOF6.</p>
GPIOF7	59	CMPC_O/ $\overline{SS1}$ /XB_IN3	<p>Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>CMPC_O — Analog comparator C output.</p> <p><math>\overline{SS1}</math> — <math>\overline{SS1}</math> is used in slave mode to indicate to the SPI1 module that the current transfer is to be received.</p> <p>XB_IN3 — Crossbar module input 3.</p> <p>After reset, the default state is GPIOF7.</p>
VDD3	60	-	I/O Power — Supplies 3.3 V power to on-chip digital module.
VSS3	61	-	I/O Ground — Provides ground to on-chip digital module.
TDO	62	GPIOD1	<p>Test Data Output — This tri-stateable output pin provides a serial output data stream from the JTAG/EOnCE port. It is driven in the shift-IR and shift-DR controller states, and changes on the falling edge of TCK.</p> <p>Port D GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is TDO.</p>
TMS	63	GPIOD3	<p>Test Mode Select Input — This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.</p> <p>Port D GPIO — This GPIO pin can be individually programmed as an input or output pin.</p>

			<p>After reset, the default state is TMS.</p> <p>NOTE: Always tie the TMS pin to VDD through a 2.2 kΩ resistor if need to keep on-board debug capability. Otherwise, directly tie to VDD.</p>
TDI	64	GPIOD0	<p>Test Data Input — This input pin provides a serial input data stream to the JTAG/EOnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.</p> <p>Port D GPIO — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is TDI.</p>

## 4.5 Ordering information

Table 10 lists the pertinent information needed to place an order. Consult a NXP Semiconductors sales office to determine availability and to order this device.

**Table 10 MWCT1111CLH ordering information**

Device	Supply Voltage	Package Type	Pin Count	Ambient Temp.	Order Number
MWCT1111CLH	3.0 to 3.6V	LQFP	64	-40 to +85°C	MWCT1111CLH

## 4.6 Package outline drawing

To find a package drawing, go to [nxp.com](http://nxp.com) and perform a keyword search for the drawing's document number of 98ASS23234W.



## 5 Software Library

WCT1111 does not only run the core wireless charging function, but also allows the user to add user application functions. NXP provides a Wireless Charging Transmitter (WCT) software library to speed user designs for different solutions designed with WCT1111. In the library, low level drivers of HAL (Hardware Abstract Layer), callback functions for library access are open to the user. For the software API and library details, see WCT1x1x TX Library User's Guide in the WCT-15W1COILTX reference design platform.

### 5.1 Memory map

WCT1111 has large on-chip Flash memory and RAM for user design. Besides for wireless charging transmitter library code, the user can develop private functions and link them to the library through predefined APIs.

**Table 11. WCT1111 memory footprint**

Part	Memory	Total size	Example code size	Library size	FreeMASTER size	Free size
WCT1111	Flash	64 Kbytes	40.8 Kbyte	26.8 Kbytes	1.5 Kbytes	23.2 Kbytes
	RAM	8 Kbytes	4.67 Kbyte	3.4 Kbytes	0.1 Kbytes	3.33 Kbytes

### 5.2 Software library and API description


For more information about the WCT software library and API definition, see the WCT1x1x TX Library User's Guide in the WCT-15W1COILTX reference design platform.

## 6 Design Considerations

### 6.1 Electrical design considerations

Use the following list of considerations to assure correct operation of the device and system:

- The minimum bypass requirement is to place 0.01 - 0.1  $\mu$ F capacitors positioned as near as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the VDD/VSS pairs, including VDDA/VSSA. Ceramic and tantalum capacitors tend to provide better tolerances.
- Bypass the VDD and VSS with approximately 10  $\mu$ F, plus the number of 0.1  $\mu$ F ceramic capacitors.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the VDD and VSS circuits.
- Take special care to minimize noise levels on the VDDA, and VSSA pins.
- Using separate power planes for VDD and VDDA and separate ground planes for VSS and VSSA are recommended. Connect the separate analog and digital power and ground planes as near as possible to power supply outputs. If analog circuit and digital circuit are powered by the same power supply, connect a small inductor or ferrite bead in serial with VDDA trace.
- If desired, connect an external RC circuit to the RESET pin. The resistor value should be in the range of 4.7 k $\Omega$  – 10 k $\Omega$ ; and the capacitor value should be in the range of 0.1  $\mu$ F – 4.7  $\mu$ F.
- Add a 2.2 k $\Omega$  external pull-up on the TMS pin of the JTAG port to keep device in a restate during normal operation if JTAG converter is not present.
- During reset and after reset but before I/O initialization, all I/O pins are at input mode with internal weak pull-up.
- To eliminate PCB trace impedance effect, each ADC input should have a no less than 33 pF/10  $\Omega$  RC filter.
- To assure chip reliable operation, reserve enough margins for chip electrical design. Figure 3 shows the relationship between electrical ratings and electrical operating characteristics for correct chip operation.




**Figure 3. Relationship between ratings and operating characteristics**

## 6.2 PCB layout considerations

- Provide a low-impedance path from the board power supply to each VDD pin on the device and from the board ground to each VSS pin.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip VDD and VSS pins are as short as possible.
- PCB trace lengths should be minimal for high-frequency signals.
- Physically separate analog components from noisy digital components by ground planes. Do not place an analog trace in parallel with digital traces. Place an analog ground trace around an analog signal trace to isolate it from digital traces.
- The decoupling capacitors of  $0.1 \mu\text{F}$  must be placed on the VDD pins as close as possible, and place those ceramic capacitors on the same PCB layer with WCT1111 device. VIA is not recommend between the VDD pins and decoupling capacitors.
- As the Wireless Charging system functions as a switching-mode power supply, the power components layout is very important to the whole system power transfer efficiency and EMI performance. The power routing loop should be as small and short as possible, especially for the resonant network. The traces of this circuit should be short and wide, and the current loop should be optimized smaller for the MOSFETs, resonant capacitor and primary coil. Another important thing is that the control circuit and power circuit should be separated.

## 6.3 Thermal design considerations

WCT1111 power consumption is not so critical, so there is not additional part needed for power dissipation. However, the power inverter needs an additional PCB Cu copper to dissipate the heat, so good



thermal package MOSFET is recommended to select, such as DFN package, and for the resonant capacitor, COG material, and 1206 package is recommended to meet the thermal requirement. The worst thermal case is on the inverter, so the user should make some special actions to dissipate the heat for good transmitter system thermal performance.

## 7 Links

- [nxp.com](http://nxp.com)
- [nxp.com/products/power-management/wireless-charging-ics](http://nxp.com/products/power-management/wireless-charging-ics)
- [www.wirelesspowerconsortium.com](http://www.wirelesspowerconsortium.com)

## 8 Revision History

This table summarizes revisions to this document.

**Table 12. Revision history**

Revision number	Date	Substantial changes
1.0	12/2014	Initial release.
1.1	09/2016	Some wordings are updated according to the latest WPC Qi specifications.

#### How to Reach Us:

##### Home Page:

[www.nxp.com](http://www.nxp.com)

##### Web Support:

[www.nxp.com/support](http://www.nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. All rights reserved.

© 2016 Freescale Semiconductor, Inc. All rights reserved.

Document Number: WCT1111DS  
Rev. 1.1  
09/2016





Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.